# 1. Description


## 1.1. Project

Project Name	bootLoader
Board Name	STM32F429I-DISC1
Generated with:	STM32CubeMX 5.3.0
Date	01/13/2020

#### 1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F429/439
MCU name	STM32F429ZITx
MCU Package	LQFP144
MCU Pin number	144

# 2. Pinout Configuration



# 3. Pins Configuration

Pin Number LQFP144	Pin Name (function after	Pin Type	Alternate Function(s)	Label
	reset)		` ,	
6	VBAT	Power		
8	PC14/OSC32_IN *	I/O	RCC_OSC32_IN	PC14-OSC32_IN
9	PC15/OSC32_OUT *	I/O	RCC_OSC32_OUT	PC15-OSC32_OUT
10	PF0	I/O	FMC_A0	A0
11	PF1	I/O	FMC_A1	A1
12	PF2	I/O	FMC_A2	A2
13	PF3	I/O	FMC_A3	A3
14	PF4	I/O	FMC_A4	A4
15	PF5	I/O	FMC_A5	A5
16	VSS	Power		
17	VDD	Power		
19	PF7	I/O	SPI5_SCK	SPI5_SCK [L3GD20_SCL/SPC]
20	PF8	I/O	SPI5_MISO	SPI5_MISO [L3GD20_SDO]
21	PF9	I/O	SPI5_MOSI	SPI5_MOSI [L3GD20_SDA/SDI/SDO]
22	PF10	I/O	LTDC_DE	ENABLE [LCD- RGB_ENABLE]
23	PH0/OSC_IN	I/O	RCC_OSC_IN	PH0-OSC_IN
24	PH1/OSC_OUT	I/O	RCC_OSC_OUT	PH1-OSC_OUT
25	NRST	Reset		
26	PC0	I/O	FMC_SDNWE	SDNWE
27	PC1 **	I/O	GPIO_Output	NCS_MEMS_SPI [L3GD20_CS_I2C/SPI]
28	PC2 **	I/O	GPIO_Output	CSX [LCD-RGB_CSX]
30	VDD	Power		
31	VSSA	Power		
32	VREF+	Power		
33	VDDA	Power		
34	PA0/WKUP	I/O	GPIO_EXTI0	B1 [Blue PushButton]
35	PA1	I/O	GPIO_EXTI1	MEMS_INT1 [L3GD20_INT1]
36	PA2	I/O	GPIO_EXTI2	MEMS_INT2 [L3GD20_INT2]
37	PA3	I/O	LTDC_B5	B5
38	VSS	Power		
39	VDD	Power		

Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP144	(function after		Function(s)	
2011111	reset)		r directori(e)	
40	,	I/O	LTDC VSVNC	VEVNC
40	PA4		LTDC_VSYNC	VSYNC
42	PA6	I/O	LTDC_G2	G2
43	PA7 **	I/O	GPIO_Output	ACP_RST
44	PC4 **	I/O	GPIO_Output	OTG_FS_PSO [OTG_FS_PowerSwitchOn]
45	PC5	I/O	GPIO_EXTI5	OTG_FS_OC [OTG_FS_OverCurrent]
46	PB0	I/O	LTDC_R3	R3
47	PB1	I/O	LTDC_R6	R6
48	PB2/BOOT1 **	I/O	GPIO_Input	BOOT1
49	PF11	I/O	FMC_SDNRAS	SDNRAS
50	PF12	I/O	FMC_A6	A6
51	VSS	Power		
52	VDD	Power		
53	PF13	I/O	FMC_A7	A7
54	PF14	I/O	FMC_A8	A8
55	PF15	I/O	FMC_A9	A9
56	PG0	I/O	FMC_A10	A10
57	PG1	I/O	FMC_A11	A11
58	PE7	I/O	FMC_D4	D4
59	PE8	I/O	FMC_D5	D5
60	PE9	I/O	FMC_D6	D6
61	VSS	Power		
62	VDD	Power		
63	PE10	I/O	FMC_D7	D7
64	PE11	I/O	FMC_D8	D8
65	PE12	I/O	FMC_D9	D9
66	PE13	I/O	FMC_D10	D10
67	PE14	I/O	FMC_D11	D11
68	PE15	I/O	FMC_D12	D12
69	PB10	I/O	LTDC_G4	G4
70	PB11	I/O	LTDC_G5	G5
71	VCAP_1	Power		
72	VDD	Power		
73	PB12 *	I/O	USB_OTG_HS_ID	OTG_HS_ID
74	PB13	I/O	USB_OTG_HS_VBUS	VBUS_HS
75	PB14	I/O	USB_OTG_HS_DM	OTG_HS_DM
76	PB15	I/O	USB_OTG_HS_DP	OTG_HS_DP
77	PD8	I/O	FMC_D13	D13
78	PD9	I/O	FMC_D14	D14


Company	Pin Number	Pin Name	Pin Type	Alternate	Label
Poset   Pose	I OFP144			Function(s)	
PD10	EQIT 144			i dilodori(a)	
B0	79	,	I/O	FMC D15	D15
81					
82					
RGB_WRX_DCX    83	82		I/O		
84				2 22 34 33	
B5	83	VSS	Power		
86	84	VDD	Power		
B89	85	PD14	I/O	FMC_D0	D0
90	86	PD15	I/O	FMC_D1	D1
91	89	PG4	I/O	FMC_BA0	BA0
92	90	PG5	I/O	FMC_BA1	BA1
PG8	91	PG6	I/O	LTDC_R7	R7
94	92	PG7	I/O	LTDC_CLK	
95	93	PG8	I/O	FMC_SDCLK	SDCLK
96         PC6         I/O         LTDC_HSYNC         HSYNC           97         PC7         I/O         LTDC_G6         G6           99         PC9         I/O         I2C3_SDA         I2C3_SDA [ACP/RF_SDA]           100         PA8         I/O         I2C3_SCL         I2C3_SCL [ACP/RF_SCL]           101         PA9         I/O         USART1_TX         STLINK_RX           ISTM32F103CBT6_PA3]         STLINK_TX         [STM32F103CBT6_PA3]           102         PA10         I/O         USART1_RX         STLINK_TX           ISTM32F103CBT6_PA3]         I/O         LTDC_R4         R4           103         PA11         I/O         LTDC_R4         R4           104         PA12         I/O         LTDC_R5         R5           105         PA13         I/O         SYS_JTMS-SWDIO         SWDIO           106         VCAP_2         Power         Power         Power           107         VSS         Power         SYS_JTCK-SWCLK         SWCLK           108         VDD         Power         Power         SYS_JTCK-SWCLK         SWCLK           110         PA14         I/O         SYS_JTCK-SWCLK         SWCLK         SWCLK	94	VSS	Power		
97	95	VDD	Power		
99	96	PC6	I/O	LTDC_HSYNC	HSYNC
100	97	PC7	I/O	LTDC_G6	G6
101	99	PC9	I/O	I2C3_SDA	I2C3_SDA [ACP/RF_SDA]
STM32F103CBT6_PA3    102	100	PA8	I/O	I2C3_SCL	I2C3_SCL [ACP/RF_SCL]
STM32F103CBT6_PA2]   103	101	PA9	I/O	USART1_TX	
103	102	PA10	I/O	USART1_RX	
104         PA12         I/O         LTDC_R5         R5           105         PA13         I/O         SYS_JTMS-SWDIO         SWDIO           106         VCAP_2         Power	103	PA11	I/O	LTDC_R4	
105	104	PA12	I/O		R5
107         VSS         Power           108         VDD         Power           109         PA14         I/O         SYS_JTCK-SWCLK         SWCLK           110         PA15         I/O         GPIO_EXTI15         TP_INT1 [Touch Panel]           111         PC10 *         I/O         LTDC_R2         R2           114         PD0         I/O         FMC_D2         D2           115         PD1         I/O         FMC_D3         D3           117         PD3         I/O         LTDC_G7         G7           120         VSS         Power         Power	105	PA13	I/O	SYS_JTMS-SWDIO	SWDIO
108         VDD         Power           109         PA14         I/O         SYS_JTCK-SWCLK         SWCLK           110         PA15         I/O         GPIO_EXTI15         TP_INT1 [Touch Panel]           111         PC10 *         I/O         LTDC_R2         R2           114         PD0         I/O         FMC_D2         D2           115         PD1         I/O         FMC_D3         D3           117         PD3         I/O         LTDC_G7         G7           120         VSS         Power         Power	106	VCAP_2	Power		
109         PA14         I/O         SYS_JTCK-SWCLK         SWCLK           110         PA15         I/O         GPIO_EXTI15         TP_INT1 [Touch Panel]           111         PC10 *         I/O         LTDC_R2         R2           114         PD0         I/O         FMC_D2         D2           115         PD1         I/O         FMC_D3         D3           117         PD3         I/O         LTDC_G7         G7           120         VSS         Power	107	VSS	Power		
110         PA15         I/O         GPIO_EXTI15         TP_INT1 [Touch Panel]           111         PC10 *         I/O         LTDC_R2         R2           114         PD0         I/O         FMC_D2         D2           115         PD1         I/O         FMC_D3         D3           117         PD3         I/O         LTDC_G7         G7           120         VSS         Power	108	VDD	Power		
111         PC10 *         I/O         LTDC_R2         R2           114         PD0         I/O         FMC_D2         D2           115         PD1         I/O         FMC_D3         D3           117         PD3         I/O         LTDC_G7         G7           120         VSS         Power	109	PA14	I/O	SYS_JTCK-SWCLK	SWCLK
114         PD0         I/O         FMC_D2         D2           115         PD1         I/O         FMC_D3         D3           117         PD3         I/O         LTDC_G7         G7           120         VSS         Power	110	PA15	I/O	GPIO_EXTI15	TP_INT1 [Touch Panel]
115         PD1         I/O         FMC_D3         D3           117         PD3         I/O         LTDC_G7         G7           120         VSS         Power	111	PC10 *	I/O	LTDC_R2	R2
117         PD3         I/O         LTDC_G7         G7           120         VSS         Power	114	PD0	I/O	FMC_D2	D2
120 VSS Power	115	PD1	I/O	FMC_D3	D3
120 VSS Power	117	PD3	I/O		G7
	120	VSS	Power		
	121	VDD	Power		
122 PD6 * I/O LTDC_B2 B2	122	PD6 *	I/O	LTDC_B2	B2

Pin Number LQFP144	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
125	PG10	I/O	LTDC_G3	G3
126	PG11	I/O	LTDC_B3	В3
127	PG12	I/O	LTDC_B4	B4
128	PG13 **	I/O	GPIO_Output	LD3 [Green Led]
129	PG14 **	I/O	GPIO_Output	LD4 [Red Led]
130	VSS	Power		
131	VDD	Power		
132	PG15	I/O	FMC_SDNCAS	SDNCAS
135	PB5	I/O	FMC_SDCKE1	SDCKE1
136	PB6	I/O	FMC_SDNE1	SDNE1 [SDRAM_CS]
138	воото	Boot		
139	PB8	I/O	LTDC_B6	B6
140	PB9	I/O	LTDC_B7	В7
141	PE0	I/O	FMC_NBL0	NBL0 [SDRAM_LDQM]
142	PE1	I/O	FMC_NBL1	NBL1 [SDRAM_UDQM]
143	PDR_ON	Reset		
144	VDD	Power		

<sup>\*\*</sup> The pin is affected with an I/O function

<sup>\*</sup> The pin is affected with a peripheral function but no peripheral mode is activated

# 4. Clock Tree Configuration



Page 7

# 5. Software Project

## 5.1. Project Settings

Name	Value
Project Name	bootLoader
Project Folder	/Users/ko106n4/STM32CubeIDE/bootLoader/bootLoader
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_F4 V1.24.2

## 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	

# 6. Power Consumption Calculator report

#### 6.1. Microcontroller Selection

Series	STM32F4
Line	STM32F429/439
мси	STM32F429ZITx
Datasheet	024030_Rev9

#### 6.2. Parameter Selection

Temperature	25
Vdd	3.3

# 7. IPs and Middleware Configuration 7.1. CRC

mode: Activated

#### 7.2. DMA2D

mode: Activated

#### 7.2.1. Parameter Settings:

#### **Basic Parameters:**

Transfer Mode Memory to Memory

Color Mode ARGB8888

Output Offset 0

#### **Foreground layer Configuration:**

DMA2D Input Color Mode ARGB8888

DMA2D ALPHA MODE No modification of the alpha channel value

Input Alpha 0
Input Offset 0

#### 7.3. FMC

#### SDRAM 1

Clock and chip enable: SDCKE1+SDNE1

Internal bank number: 4 banks

Address: 12 bits

Data: 16 bits

Byte enable: set 7.3.1. SDRAM 1:

#### **SDRAM** control:

Bank SDRAM bank 2

Number of column address bits 8 bits
Number of row address bits 12 bits

CAS latency 3 memory clock cycles \*

Write protection Disabled

SDRAM common clock 2 HCLK clock cycles \*

SDRAM common burst read Disabled

SDRAM common read pipe delay 1 HCLK clock cycle \*

#### SDRAM timing in memory clock cycles:

Load mode register to active delay

Exit self-refresh delay

7 \*

Self-refresh time

4 \*

SDRAM common row cycle delay

Write recovery time

3 \*

SDRAM common row precharge delay

Row to column delay

2 \*

#### 7.4. I2C3

12C: 12C

#### 7.4.1. Parameter Settings:

#### **Master Features:**

I2C Speed Mode Standard Mode

I2C Clock Speed (Hz) 100000

Timing configuration:

Coefficient of Digital Filter 0

Analog Filter Enabled

**Slave Features:** 

Clock No Stretch Mode Disabled
Primary Address Length selection 7-bit
Dual Address Acknowledged Disabled
Primary slave address 0
General Call address detection Disabled

#### 7.5. LTDC

Display Type: RGB565 (16 bits)

### 7.5.1. Parameter Settings:

#### Synchronization for Width:

Horizontal Synchronization Width 10 \*
Horizontal Back Porch 20 \*
Active Width 240 \*
Horizontal Front Porch 10 \*

**HSync Width** 9 Accumulated Horizontal Back Porch Width 29 Accumulated Active Width 269 Total Width 279 **Synchronization for Height:** Vertical Synchronization Height 2 \* Vertical Back Porch Active Height 320 \* Vertical Front Porch 4 \* VSync Height 1 Accumulated Vertical Back Porch Height Accumulated Active Height 323 327 Total Height **Signal Polarity:** Horizontal Synchronization Polarity Active Low Active Low Vertical Synchronization Polarity Not Data Enable Polarity Active Low Pixel Clock Polarity Normal Input **BackGround Color:** Red 0 Green 0 Blue 0 7.5.2. Layer Settings: **BackGround Color:** Layer 0 - Blue 0 Layer 0 - Green 0 Layer 0 - Red 0 **Windows Position:** Layer 0 - Window Horizontal Start 0 Layer 0 - Window Horizontal Stop 240 \* Layer 0 - Window Vertical Start 0 Layer 0 - Window Vertical Stop 320 \* **Pixel Parameters:** Layer 0 - Pixel Format **RGB565** \* Blending: Layer 0 - Alpha constant for blending 255 \*

0

Layer 0 - Default Alpha value Layer 0 - Blending Factor1 Alpha constant x Pixel Alpha \*

Layer 0 - Blending Factor2

Alpha constant x Pixel Alpha \*

Frame Buffer:

Layer 0 - Color Frame Buffer Start Adress 0xD0000000 \*

Layer 0 - Color Frame Buffer Line Length (Image 240 \*

(Vidth

Layer 0 - Color Frame Buffer Number of Lines (Image 320 \*

Height)

**Number of Layers:** 

Number of Layers 1 layer \*

#### 7.6. RCC

#### High Speed Clock (HSE): Crystal/Ceramic Resonator

#### 7.6.1. Parameter Settings:

#### **System Parameters:**

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Enabled
Data Cache Enabled

Flash Latency(WS) 2 WS (3 CPU cycle)

**RCC Parameters:** 

HSI Calibration Value 16

TIM Prescaler Selection Disabled

HSE Startup Timout Value (ms) 100

LSE Startup Timout Value (ms) 5000

**Power Parameters:** 

Power Regulator Voltage Scale Power Regulator Voltage Scale 3

Power Over Drive Disabled

#### 7.7. SPI5

Mode: Full-Duplex Master 7.7.1. Parameter Settings:

#### **Basic Parameters:**

Frame Format Motorola
Data Size 8 Bits

First Bit MSB First

**Clock Parameters:** 

Prescaler (for Baud Rate) 16 \*

Baud Rate 4.5 MBits/s \*

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

**Advanced Parameters:** 

CRC Calculation Disabled
NSS Signal Type Software

#### 7.8. SYS

**Debug: Serial Wire** 

**Timebase Source: TIM6** 

#### 7.9. TIM1

Clock Source: Internal Clock

7.9.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 0

Internal Clock Division (CKD) No Division

Repetition Counter (RCR - 8 bits value) 0
auto-reload preload Disable

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

#### 7.10. USART1

**Mode: Asynchronous** 

7.10.1. Parameter Settings:

**Basic Parameters:** 

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples

#### 7.11. USB OTG HS

Internal FS Phy: Host\_Only mode: Activate\_VBUS

7.11.1. Parameter Settings:

Speed Host Full Speed 12MBit/s

Enable internal IP DMA Disabled
Physical interface Internal Phy
Signal start of frame Disabled

#### 7.12. FREERTOS

Interface: CMSIS\_V1

#### 7.12.1. Config parameters:

API:

FreeRTOS API CMSIS v1

Versions:

FreeRTOS version 10.0.1 CMSIS-RTOS version 1.02

Kernel settings:

USE\_PREEMPTION Enabled

CPU\_CLOCK\_HZ SystemCoreClock

TICK\_RATE\_HZ 1000

MAX\_PRIORITIES 7

MINIMAL\_STACK\_SIZE 128

MAX\_TASK\_NAME\_LEN 16

USE\_16\_BIT\_TICKS Disabled

IDLE\_SHOULD\_YIELD Enabled

USE\_MUTEXES Enabled \*\*

USE\_RECURSIVE\_MUTEXES Enabled \*\*

 QUEUE\_REGISTRY\_SIZE 8

USE\_APPLICATION\_TASK\_TAG

Enabled \*

ENABLE\_BACKWARD\_COMPATIBILITY

USE\_PORT\_OPTIMISED\_TASK\_SELECTION

USE\_TICKLESS\_IDLE

USE\_TASK\_NOTIFICATIONS

RECORD\_STACK\_HIGH\_ADDRESS

Enabled

Disabled

#### Memory management settings:

Memory Allocation Dynamic / Static

TOTAL\_HEAP\_SIZE 32768 \*

Memory Management scheme heap\_4

#### Hook function related definitions:

USE\_IDLE\_HOOK Enabled \*
USE\_TICK\_HOOK Disabled

USE\_MALLOC\_FAILED\_HOOK Enabled \*

USE\_DAEMON\_TASK\_STARTUP\_HOOK Disabled

CHECK\_FOR\_STACK\_OVERFLOW Option2 \*

#### Run time and task stats gathering related definitions:

GENERATE\_RUN\_TIME\_STATS Disabled
USE\_TRACE\_FACILITY Disabled
USE\_STATS\_FORMATTING\_FUNCTIONS Disabled

#### Co-routine related definitions:

USE\_CO\_ROUTINES Disabled MAX\_CO\_ROUTINE\_PRIORITIES 2

#### Software timer definitions:

USE\_TIMERS Disabled

#### Interrupt nesting behaviour configuration:

LIBRARY\_LOWEST\_INTERRUPT\_PRIORITY 15
LIBRARY\_MAX\_SYSCALL\_INTERRUPT\_PRIORITY 5

#### 7.12.2. Include parameters:

#### Include definitions:

vTaskPrioritySet Enabled
uxTaskPriorityGet Enabled
vTaskDelete Enabled
vTaskCleanUpResources Disabled
vTaskSuspend Enabled
vTaskDelayUntil Disabled
vTaskDelay Enabled

xTaskGetSchedulerState	Enabled
xTaskResumeFromISR	Enabled
xQueueGetMutexHolder	Disabled
xSemaphoreGetMutexHolder	Disabled
pcTaskGetTaskName	Disabled
uxTaskGetStackHighWaterMark	Disabled
xTaskGetCurrentTaskHandle	Disabled
eTaskGetState	Disabled
xEventGroupSetBitFromISR	Disabled
xTimerPendFunctionCall	Disabled
xTaskAbortDelay	Disabled
xTaskGetHandle	Disabled

USBH\_MAX\_NUM\_ENDPOINTS (Maximum number of endpoints)

#### 7.13. **USB\_HOST**

# Class For HS IP: Communication Host Class (Virtual Port Com) 7.13.1. Parameter Settings:

USBH\_PROCESS\_STACK\_SIZE (The CMSIS-RTOS stack size requirements in words)

#### **Host Configuration:**

,	
USBH_MAX_NUM_INTERFACES (Maximun number of interfaces)	2
USBH_MAX_NUM_SUPPORTED_CLASS (Maximun number of supported class)	1
USBH_MAX_NUM_CONFIGURATION (Maximun number of supported configuration)	1
USBH_KEEP_CFG_DESCRIPTOR (Keep the configuration into RAM)	Enabled
USBH_MAX_SIZE_CONFIGURATION (Maximun size in bytes for the Configuration Descriptor)	256
USBH_MAX_DATA_BUFFER (Maximun size of temporary data)	512
USBH_DEBUG_LEVEL (USBH Debug Level)	0: No debug message
CMSIS_RTOS:	
USBH_USE_OS (Enable the support of an RTOS)	Enabled
USBH_PROCESS_PRIO (The CMSIS-RTOS osPriority value specifies the priority for the USB	priority: normal (default)

2

128

Host thread)

<sup>\*</sup> User modified value

# 8. System Configuration

# 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull	Max	User Label
				down	Speed	
FMC	PF0	FMC_A0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	A0
	PF1	FMC_A1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	A1
	PF2	FMC_A2	Alternate Function Push Pull	No pull-up and no pull-down	Very High	A2
	PF3	FMC_A3	Alternate Function Push Pull	No pull-up and no pull-down	Very High	A3
	PF4	FMC_A4	Alternate Function Push Pull	No pull-up and no pull-down	Very High	A4
	PF5	FMC_A5	Alternate Function Push Pull	No pull-up and no pull-down	Very High	A5
	PC0	FMC_SDNWE	Alternate Function Push Pull	No pull-up and no pull-down	Very High	SDNWE
	PF11	FMC_SDNRAS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	SDNRAS
	PF12	FMC_A6	Alternate Function Push Pull	No pull-up and no pull-down	Very High	A6
	PF13	FMC_A7	Alternate Function Push Pull	No pull-up and no pull-down	Very High	A7
	PF14	FMC_A8	Alternate Function Push Pull	No pull-up and no pull-down	Very High	A8
	PF15	FMC_A9	Alternate Function Push Pull	No pull-up and no pull-down	Very High	A9
	PG0	FMC_A10	Alternate Function Push Pull	No pull-up and no pull-down	Very High	A10
	PG1	FMC_A11	Alternate Function Push Pull	No pull-up and no pull-down	Very High	A11
	PE7	FMC_D4	Alternate Function Push Pull	No pull-up and no pull-down	Very High	D4
	PE8	FMC_D5	Alternate Function Push Pull	No pull-up and no pull-down	Very High	D5
	PE9	FMC_D6	Alternate Function Push Pull	No pull-up and no pull-down	Very High	D6
	PE10	FMC_D7	Alternate Function Push Pull	No pull-up and no pull-down	Very High	D7
	PE11	FMC_D8	Alternate Function Push Pull	No pull-up and no pull-down	Very High	D8
	PE12	FMC_D9	Alternate Function Push Pull	No pull-up and no pull-down	Very High	D9
	PE13	FMC_D10	Alternate Function Push Pull	No pull-up and no pull-down	Very High	D10
	PE14	FMC_D11	Alternate Function Push Pull	No pull-up and no pull-down	Very High	D11
	PE15	FMC_D12	Alternate Function Push Pull	No pull-up and no pull-down	Very High	D12
	PD8	FMC_D13	Alternate Function Push Pull	No pull-up and no pull-down	Very High	D13
	PD9	FMC_D14	Alternate Function Push Pull	No pull-up and no pull-down	Very High	D14
	PD10	FMC_D15	Alternate Function Push Pull	No pull-up and no pull-down	Very High	D15
	PD14	FMC_D0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	D0
	PD15	FMC_D1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	D1
	PG4	FMC_BA0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	BA0
	PG5	FMC_BA1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	BA1
	PG8	FMC_SDCLK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	SDCLK
	PD0	FMC_D2	Alternate Function Push Pull	No pull-up and no pull-down	Very High	D2
	PD1	FMC_D3	Alternate Function Push Pull	No pull-up and no pull-down	Very High	D3
	PG15	FMC_SDNCAS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	SDNCAS
	PB5	FMC_SDCKE1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	SDCKE1
	PB6	FMC_SDNE1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	SDNE1 [SDRAM_CS]

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PE0	FMC_NBL0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	NBL0 [SDRAM_LDQM]
	PE1	FMC_NBL1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	NBL1 [SDRAM_UDQM]
I2C3	PC9	I2C3_SDA	Alternate Function Open Drain	Pull-up	Low	I2C3_SDA [ACP/RF_SDA]
	PA8	I2C3_SCL	Alternate Function Open Drain	Pull-up	Low	I2C3_SCL [ACP/RF_SCL]
LTDC	PF10	LTDC_DE	Alternate Function Push Pull	No pull-up and no pull-down	Low	ENABLE [LCD- RGB_ENABLE]
	PA3	LTDC_B5	Alternate Function Push Pull	No pull-up and no pull-down	Low	B5
	PA4	LTDC_VSYNC	Alternate Function Push Pull	No pull-up and no pull-down	Low	VSYNC
	PA6	LTDC_G2	Alternate Function Push Pull	No pull-up and no pull-down	Low	G2
	PB0	LTDC_R3	Alternate Function Push Pull	No pull-up and no pull-down	Low	R3
	PB1	LTDC_R6	Alternate Function Push Pull	No pull-up and no pull-down	Low	R6
	PB10	LTDC_G4	Alternate Function Push Pull	No pull-up and no pull-down	Low	G4
	PB11	LTDC_G5	Alternate Function Push Pull	No pull-up and no pull-down	Low	G5
	PG6	LTDC_R7	Alternate Function Push Pull	No pull-up and no pull-down	Low	R7
	PG7	LTDC_CLK	Alternate Function Push Pull	No pull-up and no pull-down	Low	DOTCLK [LCT- RGB_DOTCLK]
	PC6	LTDC_HSYNC	Alternate Function Push Pull	No pull-up and no pull-down	Low	HSYNC
	PC7	LTDC_G6	Alternate Function Push Pull	No pull-up and no pull-down	Low	G6
	PA11	LTDC_R4	Alternate Function Push Pull	No pull-up and no pull-down	Low	R4
	PA12	LTDC_R5	Alternate Function Push Pull	No pull-up and no pull-down	Low	R5
	PD3	LTDC_G7	Alternate Function Push Pull	No pull-up and no pull-down	Low	G7
	PG10	LTDC_G3	Alternate Function Push Pull	No pull-up and no pull-down	Low	G3
	PG11	LTDC_B3	Alternate Function Push Pull	No pull-up and no pull-down	Low	B3
	PG12	LTDC_B4	Alternate Function Push Pull	No pull-up and no pull-down	Low	B4
	PB8	LTDC_B6	Alternate Function Push Pull	No pull-up and no pull-down	Low	B6
	PB9	LTDC_B7	Alternate Function Push Pull	No pull-up and no pull-down	Low	B7
RCC	PH0/OSC_I N	RCC_OSC_IN	n/a	n/a	n/a	PH0-OSC_IN
	PH1/OSC_O UT	RCC_OSC_OUT	n/a	n/a	n/a	PH1-OSC_OUT
SPI5	PF7	SPI5_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Low	SPI5_SCK [L3GD20_SCL/SPC]
	PF8	SPI5_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Low	SPI5_MISO [L3GD20_SDO]
	PF9	SPI5_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Low	SPI5_MOSI [L3GD20_SDA/SDI/SDO]
SYS	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	SWDIO
	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	SWCLK
USART1	PA9	USART1_TX	Alternate Function Push Pull	Pull-up		STLINK_RX

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
					Very High	[STM32F103CBT6_PA3]
	PA10	USART1_RX	Alternate Function Push Pull	Pull-up	Very High	STLINK_TX [STM32F103CBT6_PA2]
USB_OTG_ HS	PB13	USB_OTG_HS_ VBUS	Input mode	No pull-up and no pull-down	n/a	VBUS_HS
	PB14	USB_OTG_HS_ DM	Alternate Function Push Pull	No pull-up and no pull-down	Low	OTG_HS_DM
	PB15	USB_OTG_HS_ DP	Alternate Function Push Pull	No pull-up and no pull-down	Low	OTG_HS_DP
Single Mapped	PC14/OSC3 2_IN	RCC_OSC32_IN	n/a	n/a	n/a	PC14-OSC32_IN
Signals	PC15/OSC3 2_OUT	RCC_OSC32_O UT	n/a	n/a	n/a	PC15-OSC32_OUT
	PB12	USB_OTG_HS_I D	Alternate Function Push Pull	No pull-up and no pull-down	Low	OTG_HS_ID
	PC10	LTDC_R2	Alternate Function Push Pull	No pull-up and no pull-down	Low	R2
	PD6	LTDC_B2	Alternate Function Push Pull	No pull-up and no pull-down	Low	B2
GPIO	PC1	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	NCS_MEMS_SPI [L3GD20_CS_I2C/SPI]
	PC2	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	CSX [LCD-RGB_CSX]
	PA0/WKUP	GPIO_EXTI0	External Event Mode with Rising edge trigger detection *	No pull-up and no pull-down	n/a	B1 [Blue PushButton]
	PA1	GPIO_EXTI1	External Event Mode with Rising edge trigger detection *	No pull-up and no pull-down	n/a	MEMS_INT1 [L3GD20_INT1]
	PA2	GPIO_EXTI2	External Event Mode with Rising edge trigger detection *	No pull-up and no pull-down	n/a	MEMS_INT2 [L3GD20_INT2]
	PA7	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	ACP_RST
	PC4	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	OTG_FS_PSO [OTG_FS_PowerSwitchOn ]
	PC5	GPIO_EXTI5	External Event Mode with Rising edge trigger detection *	No pull-up and no pull-down	n/a	OTG_FS_OC [OTG_FS_OverCurrent]
	PB2/BOOT1	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	BOOT1
	PD11	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	TE [LCD-RGB_TE]
	PD12	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	RDX [LDC-RGB_RDX]
	PD13	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	WRX_DCX [LCD-

IP	Pin	Signal	GPIO mode	GPIO pull/up pull	Max	User Label
				down	Speed	
						RGB_WRX_DCX]
	PA15	GPIO_EXTI15	External Event Mode	No pull-up and no pull-down	n/a	TP_INT1 [Touch Panel]
			with Rising edge			
			trigger detection *			
	PG13	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD3 [Green Led]
	PG14	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD4 [Red Led]

## 8.2. DMA configuration

nothing configured in DMA service

## 8.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority		
Non maskable interrupt	true	0	0		
Hard fault interrupt	true	0	0		
Memory management fault	true	0	0		
Pre-fetch fault, memory access fault	true	0	0		
Undefined instruction or illegal state	true	0	0		
System service call via SWI instruction	true	0	0		
Debug monitor	true	0	0		
Pendable request for system service	true	15	0		
System tick timer	true	15	0		
TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts	true	0	0		
USB On The Go HS global interrupt	true	5	0		
LTDC global interrupt	true	5	0		
DMA2D global interrupt	true	5	0		
PVD interrupt through EXTI line 16	unused				
Flash global interrupt	unused				
RCC global interrupt	unused				
TIM1 break interrupt and TIM9 global interrupt	unused				
TIM1 update interrupt and TIM10 global interrupt	unused				
TIM1 trigger and commutation interrupts and TIM11 global interrupt	unused				
TIM1 capture compare interrupt	unused				
USART1 global interrupt	unused				
FMC global interrupt	unused				
I2C3 event interrupt	unused				
I2C3 error interrupt	unused				
USB On The Go HS End Point 1 Out global interrupt	unused				
USB On The Go HS End Point 1 In global interrupt		unused			
FPU global interrupt		unused			
SPI5 global interrupt	unused				
LTDC global error interrupt		unused			

#### \* User modified value

# 9. Software Pack Report