











SBOS642B - MARCH 2013-REVISED SEPTEMBER 2016

OPA188

OPA188 Precision, Low-Noise, Rail-to-Rail Output, 36-V, Zero-Drift Operational Amplifier

1 Features

Low Offset Voltage: 25 μV (Maximum)

Zero-Drift: 0.03 μV/°C
 Low Noise: 8.8 nV/√Hz

0.1-Hz to 10-Hz Noise: 0.25 μV_{PP}

• Excellent DC Precision:

PSRR: 142 dBCMRR: 146 dB

Open-Loop Gain: 136 dB

· Gain Bandwidth: 2 MHz

Quiescent Current: 510 μA (Maximum)
 Wide Supply Range: ±2 V to ±18 V

• Rail-to-Rail Output

· Input Includes Negative Rail

RFI Filtered Inputs

MicroSIZE Packages

2 Applications

- Bridge Amplifiers
- Strain Gauges
- Transducer Applications
- Temperature Measurement
- Electronic Scales
- Medical Instrumentation
- Resistance Temperature Detectors

3 Description

The OPA188 operational amplifier uses TI's proprietary auto-zeroing techniques to provide low offset voltage (25- μ V maximum) and near zero-drift over time and temperature. This miniature, high-precision, low-quiescent current amplifier offers high input impedance and rail-to-rail output swing within 15 mV of the rails. The input common-mode range includes the negative rail. Either single or dual supplies can be used in the range from 4 V to 36 V (\pm 2 V to \pm 18 V).

The single version is available in the *MicroSIZE* SOT-23-5, MSOP-8, and SO-8 packages. All versions are specified for operation from -40°C to +125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SOIC (8)	4.90 mm × 3.91 mm
OPA188	SOT-23 (5)	2.90 mm × 1.60 mm
	VSSOP (8)	3.00 mm × 3.00 mm

(1) For all available packages, see the package option addendum at the end of the data sheet.

Auto-Zero Technology Provides Ultra-Low Temperature Drift






Table of Contents

1	Features 1		8.3 Feature Description	17
2	Applications 1		8.4 Device Functional Modes	20
3	Description 1	9	Application and Implementation	21
4	Revision History2		9.1 Application Information	21
5	Device Comparison Table 3		9.2 Typical Applications	21
•	5.1 Portfolio Comparison	10	Power Supply Recommendations	25
6	Pin Configuration and Functions 4	11	Layout	26
7	Specifications5		11.1 Layout Guidelines	26
•	7.1 Absolute Maximum Ratings 5		11.2 Layout Example	26
	7.2 ESD Ratings	12	Device and Documentation Support	27
	7.3 Recommended Operating Conditions		12.1 Device Support	27
	7.4 Thermal Information		12.2 Documentation Support	27
	7.5 Electrical Characteristics: High-Voltage Operation 6		12.3 Receiving Notification of Documentation Updates	27
	7.6 Electrical Characteristics: Low-Voltage Operation 7		12.4 Community Resources	27
	7.7 Typical Characteristics: Table of Graphs		12.5 Trademarks	28
	7.8 Typical Characteristics		12.6 Electrostatic Discharge Caution	28
8	Detailed Description		12.7 Glossary	28
•	8.1 Overview	13	Mechanical, Packaging, and Orderable	
	8.2 Functional Block Diagram 16		Information	28

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (March 2013) to Revision B

Page

•	Added Device Information, Device Comparison, ESD Ratings, and Recommended Operating Conditions tables, and Detailed Description, Applications and Implementation, Power Supply Recommendations, Layout, Device and Documentation Support, and Mechanical, Packaging, and Orderable Information sections
•	Deleted Package Information table; all information now available in the package option addendum at the end of the data sheet
•	Changed input bias current maximum value for over-temperature test condition in Electrical Characteristics
•	Changed input offset current maximum value for over-temperature test condition in Electrical Characteristics
•	Changed quiescent current values in Electrical Characteristics
•	Changed input bias current maximum value for over-temperature test condition in Electrical Characteristics
•	Changed input offset current maximum value for over-temperature test condition in Electrical Characteristics
•	Changed quiescent current maximum values in Electrical Characteristics

Changes from Original (March 2013) to Revision A

Page



5 Device Comparison Table

5.1 Portfolio Comparison

Zero-Drift Amplifier Portfolio


VERSION	PRODUCT	OFFSET VOLTAGE (µV, maximum)	OFFSET VOLTAGE DRIFT (μV/°C, maximum)	BANDWIDTH (MHz)	INPUT VOLTAGE NOISE $(\mu V_{PP}, f = 0.1 \text{ Hz to } 10 \text{ Hz})$	
	OPA188 (4 V to 36 V)	±25	±0.085	2	0.25	
Cinala	OPA333 (5 V)	±10	±0.05	0.35	1.1	
Single	OPA378 (5 V)	±50	±0.25	0.9	0.4	
	OPA735 (12 V)	±5	±0.05	1.6	2.5	
	OPA2188 (4 V to 36 V)	±25	±0.085	2	0.25	
Dual	OPA2333 (5 V)	±10	±0.05	0.35	1.1	
Duai	OPA2378 (5 V)	±50	±0.25	0.9	0.4	
	OPA2735 (12 V)	±5	±0.05	1.6	2.5	
Quad	OPA4330 (5 V)	±50	±0.25	0.35	1.1	

Copyright © 2013–2016, Texas Instruments Incorporated




6 Pin Configuration and Functions

OPA188 D and DGK Packages 8-Pin SOIC and 8-Pin VSSOP Top View



(1) NC = no connection.

OPA188 DBV Package 5-Pin SOT-23 Top View



Pin Functions

	PIN		1/0	DESCRIPTION
NAME	D, DGK	DBV	1/0	DESCRIPTION
+IN	3	3	1	Noninverting input
-IN	2	4	1	Inverting input
NC	1, 5, 8	_	_	No internal connection (can be left floating)
OUT	6	1	0	Output
V+	7	5	_	Positive (highest) power supply
V-	4	2	_	Negative (lowest) power supply

ation Feedback Copyright © 2013–2016, Texas Instruments Incorporated



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
	Cumply	Split supply		±20	
Voltage	Supply	Single supply		40	V
vollage	Signal input pins (2)		(V-) - 0.5	(V+) + 0.5	V
	Signal input pins	Differential		±0.7	
Current	Signal input pins ⁽²⁾			±10	m ^
Current	Output short-circuit ⁽³⁾		Conti	nuous	mA
	Operating ⁽⁴⁾ , T _A		- 55	150	
Temperature	Junction, T _J			150	°C
	Storage, T _{stg}	Storage, T _{stg}		150	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V Electronici d'edicale	Floatractatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1500	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
V		Split supply	±2	±18	\/
Vs	Operating voltage range	Single supply	4	36	\ \ \
T _A	Specified temperature range		-40	125	°C

7.4 Thermal Information

			OPA188				
	THERMAL METRIC ⁽¹⁾	D (SO)	DBV (SOT23)	DGK (MSOP)	UNIT		
		8 PINS	5 PINS	8 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	122.0	158.8	180.4	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	68.5	60.7	67.9	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	63.5	44.8	102.1	°C/W		
ΨЈТ	Junction-to-top characterization parameter	13.7	1.6	10.4	°C/W		
ΨЈВ	Junction-to-board characterization parameter	62.8	44.2	100.3	°C/W		
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W		

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails should be current-limited to 10 mA or less.

⁽³⁾ Short-circuit to ground, V-, or V+.

⁽⁴⁾ Provided device does not exceed maximum junction temperature (T_J) at any time.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics: High-Voltage Operation

at T_A = +25°C, V_S = ±4 V to ±18 V (V_S = 8 V to 36 V), R_L = 10 k Ω connected to V_S / $2^{(1)}$, and V_{CM} = V_{OUT} = V_S / $2^{(1)}$ (unless otherwise noted)

	PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET V	OLTAGE						
					±6	±25	μV
Vos	Input offset voltage		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		±0.03	±0.085	μV/°C
PSRR	Power-supply rejectio	n ratio	V _S = 4 V to 36 V, T _A = -40°C to +125°C		±0.075	±0.3	μV/V
	Long-term stability (2)		15 1 1 10 00 1, 1 _A 10 0 10 1 120 0		4	20.0	μV
INPLIT RIA	AS CURRENT						μν
IN OI DIA	10 CORRENT		$V_{CM} = V_S / 2$		±160	±1400	nΛ
I_B	Input bias current				±100	±1400	pA nA
			$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$.220		
Ios	Input offset current		T 4000 to 140500		±320	±2800	pA
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			±6	nA
NOISE							
e _n	Input voltage noise		f = 0.1 Hz to 10 Hz		250		nV _{PP}
			f = 0.1 Hz to 10 Hz		40		nVrms
	Input voltage noise de		f = 1 kHz		8.8		nV/√Hz
i _n	Input current noise de	ensity	f = 1 kHz		7		fA/√Hz
INPUT VO	LTAGE RANGE					T.	
V_{CM}	Common-mode voltag	ge range	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	V–		(V+) - 1.5	V
			$(V-) < V_{CM} < (V+) - 1.5 V$	120	134		dB
CMRR	Common-mode reject	ion ratio	$(V-) + 0.5 V < V_{CM} < (V+) - 1.5 V,$ $V_{S} = \pm 18 V$	130	146		dB
			$(V-) + 0.5 V < V_{CM} < (V+) - 1.5 V,$ $V_S = \pm 18 V, T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	120	126		dB
INPUT IME	PEDANCE					<u>.</u>	
Z _{ID}	Differential				100 6		MΩ pF
Z _{IC}	Common-mode				6 9.5		10 ¹² Ω pF
OPEN-LO	OP GAIN		<u> </u>				
			$(V-) + 0.5 V < V_O < (V+) - 0.5 V$	130	136		dB
A _{OL}	Open-loop voltage ga	in	$(V-) + 0.5 \text{ V} < V_O < (V+) - 0.5 \text{ V},$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	120	126		dB
FREQUEN	ICY RESPONSE						
GBW	Gain-bandwidth produ	ıct			2		MHz
SR	Slew rate		G = +1		0.8		V/μs
	0.0.1.10.10	0.1%	V _S = ±18 V, G = 1, 10-V step		20		μS
t_S	Settling time	0.01%	$V_S = \pm 18 \text{ V, G} = 1, 10 \text{ V step}$		27		μS
ton	Overload recovery tim		$V_{\text{IN}} \times G = V_{\text{S}}$		1		•
t _{OR} THD+N	Total harmonic distort		1 kHz, G = 1, V _{OUT} = 1 Vrms		0.0001%		μS
OUTPUT	Total Harmonic distort		. M12, 0 = 1, v ₀₀₁ = 1 viiiis		3.000170		
JUIPUI			No load		6	15	mV
	Voltago cutaut auto-	from roil					
	Voltage output swing	nom ran	$R_{L} = 10 \text{ k}\Omega$		220	250	mV
			T _A = -40°C to +125°C		310	350	mV
I _{SC}	Short-circuit current		Sinking		-18		mA .
			Sourcing		16		mA
R _O	Open-loop output resistance		f = 1 MHz, I _O = 0		120		Ω
C _{LOAD}	Capacitive load drive				1		nF
POWER S	UPPLY						
			\/ .4\/+0\/ .40\/		450	E40	
IQ	Quiescent current (pe	r amplifier)	$V_S = \pm 4 \text{ V to } V_S = \pm 18 \text{ V}$ $I_O = 0 \text{ mA}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		450	510	μΑ

¹⁾ $V_S / 2 = midsupply$

Submit Documentation Feedback

Copyright © 2013–2016, Texas Instruments Incorporated

^{(2) 1000-}hour life test at 125°C demonstrated randomly distributed variation in the range of measurement limits—approximately 4 µV.



7.6 Electrical Characteristics: Low-Voltage Operation

at $T_A = 25$ °C, $V_S = \pm 2$ V to < ± 4 V ($V_S = 4$ V to < 8 V), $R_L = 10$ k Ω connected to $V_S / 2^{(1)}$, and $V_{CM} = V_{OUT} = V_S / 2^{(1)}$ (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN TYP	MAX	UNIT
OFFSET \	/OLTAGE				
			±6	5 ±25	μV
Vos	Input offset voltage	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	±0.03	±0.085	μV/°C
2022		$V_S = 4 \text{ V to } 36 \text{ V},$			
PSRR	Power-supply rejection ratio	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	0.075	0.3	μV/V
	Long-term stability (2)		4	ļ	μV
INPUT BIA	AS CURRENT				
	Input bias current		±160	±1400	pA
l _B	input bias current	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		±18	nA
	land offer a comment		±320	±2800	pA
los	Input offset current	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		±6	nA
NOISE					
	L. A. Herrich	f = 0.1 Hz to 10 Hz	250)	nV_{PP}
e _n	Input voltage noise	f = 0.1 Hz to 10 Hz	40)	nVrms
	Input voltage noise density	f = 1 kHz	8.8	3	nV/√ Hz
i _n	Input current noise density	f = 1 kHz	7	,	fA/√ Hz
INPUT VO	LTAGE RANGE	,			
V _{CM}	Common-mode voltage range	$T_A = -40$ °C to +125°C	V-	(V+) - 1.5	V
		$(V-) < V_{CM} < (V+) - 1.5 V$	106 114	ŀ	dB
CMRR	Common-mode rejection ratio	$(V-) + 0.5 V < V_{CM} < (V+) - 1.5 V,$ $V_S = \pm 2 V$	114 120)	dB
		$(V-) + 0.5 V < V_{CM} < (V+) - 1.5 V,$ $V_S = \pm 2 V, T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	110 120)	dB
INPUT IMI	PEDANCE				
Z _{ID}	Differential		100 6	3	MΩ pF
Z _{IC}	Common-mode		6 9.5	5	10 ¹² Ω pl
OPEN-LO	OP GAIN		"		- 111
0	<u> </u>	$(V-) + 0.5 V < V_O < (V+) - 0.5 V,$			
		$R_L = 5 k\Omega$	110 120)	dB
A _{OL}	Open-loop voltage gain	$(V-) + 0.5 V < V_O < (V+) - 0.5 V$	120 130)	dB
		$(V-) + 0.5 V < V_O < (V+) - 0.5 V,$ $T_A = -40$ °C to +125°C	110 120)	dB
FREQUEN	ICY RESPONSE				
GBW	Gain-bandwidth product		2	2	MHz
SR	Slew rate	G = +1	3.0	3	V/μs
t _{OR}	Overload recovery time	$V_{IN} \times G = V_{S}$	•		μS
THD+N	Total harmonic distortion + noise	1 kHz, G = 1, V _{OUT} = 1 Vrms	0.0001%)	
OUTPUT					
		No load	(5 15	mV
	Voltage output swing from rail	$R_L = 10 \text{ k}\Omega$	220	250	mV
	·	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	310	350	mV
		Sinking	-18		mA
I _{SC}	Short-circuit current	Sourcing	16		mA
R _O	Open-loop output resistance	f = 1 MHz, I _O = 0	120		Ω
C _{LOAD}	Capacitive load drive				nF
POWER S	•				
		$V_S = \pm 2 \text{ V to } V_S = \pm 4 \text{ V}$	425	5 485	μА
I_Q	Quiescent current (per amplifier)	$I_0 = 0 \text{ mA}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		575	μА
				0.0	μ

⁽¹⁾ $V_S / 2 = midsupply$.

^{(2) 1000-}hour life test at 125°C demonstrated randomly distributed variation in the range of measurement limits—approximately 4 µV.



7.7 Typical Characteristics: Table of Graphs

7.7.1 Table of Graphs


Table 1. Typical Characteristic Graphs

DESCRIPTION	FIGURE		
Offset Voltage Production Distribution	Figure 1		
Offset Voltage Drift Distribution	Figure 2		
Offset Voltage vs Temperature	Figure 3		
Offset Voltage vs Common-Mode Voltage	Figure 4, Figure 5		
Offset Voltage vs Power Supply	Figure 6		
Open-Loop Gain and Phase vs Frequency	Figure 7		
Closed-Loop Gain vs Frequency	Figure 8		
I _B and I _{OS} vs Common-Mode Voltage	Figure 9		
Input Bias Current vs Temperature	Figure 10		
Output Voltage Swing vs Output Current (Maximum Supply)	Figure 11		
CMRR and PSRR vs Frequency (Referred-to-Input)	Figure 12		
CMRR vs Temperature	Figure 13, Figure 14		
PSRR vs Temperature	Figure 15		
0.1-Hz to 10-Hz Noise	Figure 16		
Input Voltage Noise Spectral Density vs Frequency	Figure 17		
THD+N Ratio vs Frequency	Figure 18		
THD+N vs Output Amplitude	Figure 19		
Quiescent Current vs Supply Voltage	Figure 20		
Quiescent Current vs Temperature	Figure 21		
Open-Loop Gain vs Temperature	Figure 22		
Open-Loop Output Impedance vs Frequency	Figure 23		
Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)	Figure 24, Figure 25		
No Phase Reversal	Figure 26		
Positive Overload Recovery	Figure 27		
Negative Overload Recovery	Figure 28		
Small-Signal Step Response (100 mV)	Figure 29, Figure 30		
Large-Signal Step Response	Figure 31, Figure 32		
Large-Signal Settling Time (10-V Positive Step)	Figure 33		
Large-Signal Settling Time (10-V Negative Step)	Figure 34		
Short-Circuit Current vs Temperature	Figure 35		
Maximum Output Voltage vs Frequency	Figure 36		
EMIRR IN+ vs Frequency	Figure 37		



7.8 Typical Characteristics

at V_S = ±18 V, V_{CM} = V_S / 2, R_{LOAD} = 10 k Ω connected to V_S / 2, and C_L = 100 pF (unless otherwise noted)




Copyright © 2013–2016, Texas Instruments Incorporated

TEXAS INSTRUMENTS

Typical Characteristics (continued)

at $V_S = \pm 18$ V, $V_{CM} = V_S / 2$, $R_{LOAD} = 10$ k Ω connected to $V_S / 2$, and $C_L = 100$ pF (unless otherwise noted)







Figure 7. Open-Loop Gain and Phase vs Frequency

Figure 8. Closed-Loop Gain vs Frequency






Figure 9. I_B and I_{OS} vs Common-Mode Voltage

Figure 10. Input Bias Current vs Temperature

OPA2188-Q1 is specified from $T_A = -40$ °C to +105°C




Figure 11. Output Voltage Swing vs

Output Current (Maximum Supply)




Figure 12. CMRR and PSRR vs Frequency (Referred-to-Input)


Submit Documentation Feedback

Copyright © 2013–2016, Texas Instruments Incorporated




Typical Characteristics (continued)

at V_S = ±18 V, V_{CM} = V_S / 2, R_{LOAD} = 10 k Ω connected to V_S / 2, and C_L = 100 pF (unless otherwise noted)




OPA188-Q1 is specified from $T_A = -40^{\circ}\text{C}$ to +125°C OPA2188-Q1 is specified from $T_A = -40^{\circ}\text{C}$ to +105°C

Figure 13. CMRR vs Temperature



OPA188-Q1 is specified from $T_A = -40$ °C to +125°C OPA2188-Q1 is specified from $T_A = -40$ °C to +105°C

Figure 14. CMRR vs Temperature



OPA188-Q1 is specified from $T_A = -40^{\circ}\text{C}$ to +125°C OPA2188-Q1 is specified from $T_A = -40^{\circ}\text{C}$ to +105°C

Figure 15. PSRR vs Temperature






Figure 16. 0.1-Hz to 10-Hz Noise










Figure 18. THD+N Ratio vs Frequency

TEXAS INSTRUMENTS

Typical Characteristics (continued)











Figure 19. THD+N vs Output Amplitude

Figure 20. Quiescent Current vs Supply Voltage







OPA188-Q1 is specified from $T_A = -40^{\circ}\text{C}$ to +125°C OPA2188-Q1 is specified from $T_A = -40^{\circ}\text{C}$ to +105°C

Figure 21. Quiescent Current vs Temperature




Figure 22. Open-Loop Gain vs Temperature






Figure 23. Open-Loop Output Impedance vs Frequency

Figure 24. Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)



Typical Characteristics (continued)









Figure 25. Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)

Figure 26. No Phase Reversal







Figure 27. Positive Overload Recovery

Figure 28. Negative Overload Recovery







Figure 29. Small-Signal Step Response (100 mV)

Figure 30. Small-Signal Step Response (100 mV)

TEXAS INSTRUMENTS

Typical Characteristics (continued)

at $V_S = \pm 18$ V, $V_{CM} = V_S / 2$, $R_{LOAD} = 10$ k Ω connected to $V_S / 2$, and $C_L = 100$ pF (unless otherwise noted)



Submit Documentation Feedback

Figure 35. Short-Circuit Current vs Temperature


Copyright © 2013–2016, Texas Instruments Incorporated

Figure 36. Maximum Output Voltage vs Frequency



Typical Characteristics (continued)

at V_S = ±18 V, V_{CM} = V_S / $\frac{2}{2}$, R_{LOAD} = 10 k Ω connected to V_S / 2, and C_L = 100 pF (unless otherwise noted)





8 Detailed Description

8.1 Overview

The OPA188 operational amplifier combines precision offset and drift with excellent overall performance, making the device ideal for many precision applications. The precision offset drift of only 0.085 μ V/°C provides stability over the entire temperature range. In addition, this device offers excellent overall performance with high CMRR, PSRR, and A_{OL}. As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases, 0.1- μ F capacitors are adequate.

The OPA188 device is part of a family of zero-drift, low-power, rail-to-rail output operational amplifiers. These devices operate from 4 V to 36 V, are unity-gain stable, and are suitable for a wide range of general-purpose applications. The zero-drift architecture provides ultra-low input offset voltage and near-zero input offset voltage drift over temperature and time. This choice of architecture also offers outstanding ac performance, such as ultra-low broadband noise and zero flicker noise.

8.2 Functional Block Diagram

Figure 38 shows a representation of the proprietary OPA188 architecture. Table 2 lists the active and passive component counts for this device. The component count allows for accurate reliability calculations.




Figure 38. Functional Block Diagram

Table 2. Component Count

COMPONENT	COUNT				
Transistors	636				
Diodes	5				
Resistors	41				
Capacitors	72				



8.3 Feature Description

The OPA188 is unity-gain stable and free from unexpected output phase reversal. This device uses a proprietary, periodic zero-drift technique to provide low input offset voltage and very low input offset voltage drift over temperature. For lowest offset voltage and precision performance, optimize circuit layout and mechanical conditions. Avoid temperature gradients that create thermoelectric (Seebeck) effects in the thermocouple junctions formed from connecting dissimilar conductors. Cancel these thermally-generated potentials by ensuring the potentials are equal on both input pins. Other layout and design considerations include:

- Use low thermoelectric-coefficient conditions (avoid dissimilar metals).
- Thermally isolate components from power supplies or other heat sources.
- Shield the operational amplifier and input circuitry from air currents, such as cooling fans.

Follow these guidelines to reduce the likelihood of junctions being at different temperatures, which may cause thermoelectric voltages of $0.1 \,\mu\text{V/°C}$ or higher, depending on the materials used.

8.3.1 Operating Characteristics

The OPA188 is specified for operation from 4 V to 36 V (±2 V to ±18 V). Many specifications apply from –40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in *Typical Characteristics*.

8.3.2 Phase-Reversal Protection

The OPA188 has an internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The OPA188 input prevents phase reversal with excessive common-mode voltage. Instead, the output limits into the appropriate rail; Figure 39 shows this performance.




Figure 39. No Phase Reversal

8.3.3 Input Bias Current Clock Feedthrough

Zero-drift amplifiers (such as the OPA188) use switching on the inputs to correct for the intrinsic offset and drift of the amplifier. Charge injection from the integrated switches on the inputs can introduce very short transients in the input bias current of the amplifier. The extremely short duration of these pulses prevents the device from being amplified. However, the devices may be coupled to the output of the amplifier through the feedback network. The most effective method to prevent transients in the input bias current from producing additional noise at the amplifier output is to use a low-pass filter such as an RC network.

8.3.4 Internal Offset Correction

The OPA188 op amp uses an auto-calibration technique with a time-continuous 750-kHz op amp in the signal path. This amplifier is zero-corrected every 3 μs using a proprietary technique. Upon power up, the amplifier requires approximately 100 μs to achieve the specified V_{OS} accuracy. This design has no aliasing or flicker noise.



Feature Description (continued)

8.3.5 EMI Rejection

The OPA188 uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI interference from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the benefits from these design improvements. Texas Instruments[™] has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. Figure 40 shows the results of this testing on the OPA188 . Table 3 lists the EMIRR IN+ values for theOPA188 at particular frequencies commonly encountered in real-world applications. Applications listed in Table 3 may be centered on or operated near the particular frequency shown. Detailed information can also be found in *EMI Rejection Ratio of Operational Amplifiers*, available for download from www.ti.com.




Figure 40. EMIRR Testing


Table 3. OPA188 EMIRR IN+ for Frequencies of Interest

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications	62.2 dB
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications	74.7 dB
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz)	100.7 dB
2.4 GHz	802.11b, 802.11g, 802.11n, <i>Bluetooth</i> ®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz)	102.4 dB
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	104.8 dB
5 GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz)	100.3 dB

8.3.6 Capacitive Load and Stability

The device dynamic characteristics are optimized for a range of common operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the amplifier phase margin and can lead to gain peaking or oscillations. As a result, larger capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (for example, R_{OUT} equal to 50 Ω) in series with the output. Figure 41 and Figure 42 show graphs of small-signal overshoot versus capacitive load for several values of R_{OUT} . For details of analysis techniques and application circuits, see *Feedback Plots Define Op Amp AC Performance*, available for download from www.ti.com.





8.3.7 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins or the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

Having a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event is helpful. See Figure 43 for an illustration of the ESD circuits contained in the OPA188 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an internal absorption device of the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.

An ESD event produces a short-duration, high-voltage pulse that is transformed into a short-duration, high-current pulse while discharging through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent damage. The energy absorbed by the protection circuitry is dissipated as heat.

When an ESD voltage develops across two or more amplifier device pins, current flows through one or more steering diodes. Depending on the path that the current takes, the absorption device may activate. The absorption device has a trigger, or threshold voltage, that is above the normal operating voltage of the OPA188 but below the device breakdown voltage level. When this threshold is exceeded, the absorption device quickly activates and clamps the voltage across the supply rails to a safe level.

When the operational amplifier connects into a circuit (such as Figure 43 shows), the ESD protection components are intended to remain inactive and do not become involved in the operation of the application circuit. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. If this condition occurs, there is a risk that some internal ESD protection circuits may be biased on and conduct current. Any such current flow occurs through steering-diode paths and rarely involves the absorption device.


Figure 43 shows a specific example where the input voltage, V_{IN} , exceeds the positive supply voltage (+V_S) by 500 mV or more. Much of what happens in the circuit depends on the supply characteristics. If +V_S can sink the current, one of the upper-input steering diodes conducts and directs current to +V_S. Excessively high current levels can flow with increasingly higher V_{IN} . As a result, the data sheet specifications recommend that applications limit the input current to 10 mA.

If the supply is not capable of sinking the current, V_{IN} may begin sourcing current to the operational amplifier, and then take over as the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the absolute maximum ratings of the operational amplifier.



Another common question involves what happens to the amplifier if an input signal is applied to the input while the power supplies $(+V_S \text{ or } -V_S)$ are at 0 V. Again, this question depends on the supply characteristic while at 0 V, or at a level below the input signal amplitude. If the supplies appear as high impedance, then the operational amplifier supply current may be supplied by the input source through the current-steering diodes. This state is not a normal bias condition; the amplifier will not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current, and any resistance in the input path.

If there is any uncertainty about the ability of the supply to absorb this current, external zener diodes may be added to the supply pins, as shown in Figure 43. The zener voltage must be selected such that the diode does not turn on during normal operation. However, the zener voltage must be low enough so that the zener diode conducts if the supply pin begins to rise above the safe operating supply voltage level.



Copyright © 2016, Texas Instruments Incorporated

- (1) $V_{IN} = +V_S + 500 \text{ mV}.$
- (2) TVS: $+V_{S(max)} > V_{TVSBR(min)} > +V_{S}$.
- (3) Suggested value is approximately 1 k Ω .

Figure 43. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

The OPA188 input terminals are protected from excessive differential voltage with back-to-back diodes, as shown in Figure 43. In most circuit applications, the input protection circuitry has no consequence. However, in low-gain and G=1 circuits, fast-ramping input signals can forward-bias these diodes because the output of the amplifier cannot respond rapidly enough to the input ramp. If the input signal is fast enough to create this forward-bias condition, the input signal current must be limited to 10 mA or less. If the input signal current is not inherently limited, an input series resistor can be used to limit the signal input current. This input series resistor degrades the low-noise performance of the OPA188 . Figure 43 shows an example configuration that implements a current-limiting feedback resistor.

8.4 Device Functional Modes

The OPA188 has a single functional mode, and is operational when the power-supply voltage is greater than 4.5 V (±2.25 V). The maximum power supply voltage for the OPA188 is 36 V (±18 V).



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The OPA188 operational amplifier combines precision offset and drift with excellent overall performance, making it ideal for many precision applications. The precision offset drift of only 0.085 μ V/°C provides stability over the entire temperature range. In addition, the device pairs excellent CMRR, PSRR, and A_{OL} dc performance with outstanding low-noise operation. As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases, 0.1- μ F capacitors are adequate.

The following application examples highlight only a few of the circuits where the OPA188 can be used.

9.2 Typical Applications

9.2.1 High-Side Voltage-to-Current (V-I) Converter

The circuit shown in Figure 44 is a high-side voltage-to-current (V-I) converter. The converter translates an input voltage of 0 V to 2 V to an output current of 0 mA to 100 mA. Figure 45 shows the measured transfer function for this circuit. The low offset voltage and offset drift of the OPA188 facilitate excellent dc accuracy for the circuit.




Figure 44. High-Side Voltage-to-Current (V-I) Converter

9.2.1.1 Design Requirements

The design requirements are:



Typical Applications (continued)

Supply voltage: 5 V dcInput: 0 V to 2 V dc

Output: 0 mA to 100 mA dc

9.2.1.2 Detailed Design Procedure

The V-I transfer function of the circuit is based on the relationship between the input voltage, V_{IN} , and the three current sensing resistors, R_{S1} , R_{S2} , and R_{S3} . The relationship between V_{IN} and R_{S1} determines the current that flows through the first stage of the design. The current gain from the first stage to the second stage is based on the relationship between R_{S2} and R_{S3} .

For a successful design, pay close attention to the dc characteristics of the operational amplifier chosen for the application. To meet the performance goals, this application benefits from an operational amplifier with low offset voltage, low temperature drift, and rail-to-rail output. The OPA188 CMOS operational amplifier is a high-precision, ultra-low offset, ultra-low drift amplifier, optimized for low-voltage, single-supply operation, with an output swing to within 15 mV of the positive rail. The devices in the OPA188 family use chopping techniques to provide low initial offset voltage and near-zero drift over time and temperature. Low offset voltage and low drift reduce the offset error in the system, making this device appropriate for precise dc control. The rail-to-rail output stage of the OPA188 makes sure that the output swing of the operational amplifier is able to fully control the gate of the MOSFET devices within the supply rails.

A detailed error analysis, design procedure, and additional measured results are given in reference design TIPD102, a step-by-step process to design a *High-Side Voltage-to-Current (V-I) Converter*.



For step-by-step design procedure, circuit schematics, bill of materials, PCB files, simulation results, and test results, refer to TI Precision Design TIPD102, *High-Side Voltage-to-Current (V-I) Converter* (SLAU502).

9.2.1.3 Application Curves

Figure 45 shows the measured transfer function for the high-side voltage-to-current converter shown in Figure 44.




Figure 45. Measured Transfer Function for High-Side V-I Converter


9.2.2 Discrete INA + Attenuation for ADC With 3.3-V Supply

NOTE

The TINA-TI files shown in the following sections require that either the TINA software (from DesignSoft™) or TINA-TI software be installed. Download the free TINA-TI software from the TINA-TI folder.



Figure 46 shows an example of how the OPA188 is used as a high-voltage, high-impedance front-end for a precision, discrete instrumentation amplifier with attenuation. The INA159 provides the attenuation that allows this circuit to easily interface with 3.3-V or 5-V analog-to-digital converters (ADCs). Click the following link to download the TINA-TI file: Discrete INA.



(1) $V_{OUT} = V_{DIFF} \times (41 / 5) + (Ref 1) / 2$.

Figure 46. Discrete INA + Attenuation for ADC With 3.3-V Supply

9.2.3 Bridge Amplifier

Figure 47 shows the basic configuration for a bridge amplifier. Click the following link to download the TINA-TI file: Bridge Amplifier Circuit.




Figure 47. Bridge Amplifier

9.2.4 Low-Side Current Monitor

Figure 48 shows the OPA188 configured in a low-side current-sensing application. The load current (I_{LOAD}) creates a voltage drop across the shunt resistor (R_{SHUNT}). This voltage is amplified by the OPA188, with a gain of 201. The load current is set from 0 A to 500 mA, which corresponds to an output voltage range from 0 V to 10 V. The output range can be adjusted by changing the shunt resistor or gain of the configuration. Click the following link to download the TINA-TI file: Current-Sensing Circuit.






Figure 48. Low-Side Current Monitor

9.2.5 Programmable Power Supply

Figure 49 shows the OPA188 configured as a precision programmable power supply using the 16-bit, voltage output DAC8581 and the OPA548 high-current amplifier. This application amplifies the digital-to-analog converter (DAC) voltage by a value of five, and handles a large variety of capacitive and current loads. The OPA188 in the front-end provides precision and low drift across a wide range of inputs and conditions. Click the following link to download the TINA-TI file: Programmable Power-Supply Circuit.





Figure 49. Programmable Power Supply



9.2.6 RTD Amplifier With Linearization

See *Analog Linearization Of Resistance Temperature Detectors* for an in-depth analysis of Figure 50 . Click the following link to download the TINA-TI file: RTD Amplifier with Linearization.



(1) R₅ provides positive-varying excitation to linearize output.

Figure 50. RTD Amplifier With Linearization

10 Power Supply Recommendations

The OPA188 is specified for operation from 4 V to 36 V (±2 V to ±18 V); many specifications apply from –40°C to +125°C. *Typical Characteristics* presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

CAUTION

Supply voltages larger than 40 V can permanently damage the device (see the Absolute Maximum Ratings).

Place $0.1-\mu F$ bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see *Layout*.




11 Layout

11.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Low-ESR, 0.1-µF ceramic bypass capacitors must be connected between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable to singlesupply applications.
- To reduce parasitic coupling, run the input traces as far away from the supply lines as possible.
- A ground plane helps distribute heat and reduces EMI noise pickup.
- Place the external components as close to the device as possible. This configuration prevents parasitic errors (such as the Seebeck effect) from occurring.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

11.2 Layout Example






Figure 51. Layout Example

Product Folder Links: *OPA188*

26



12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

12.1.1.1 TINA-TI™ (Free Download Software)

TINATM is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI is a free, fully-functional version of the TINA software, preloaded with a library of macromodels in addition to a range of both passive and active models. TINA-TI provides all the conventional dc, transient, and frequency domain analysis of SPICE as well as additional design capabilities.

Available as a free download, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer users the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

- EMI Rejection Ratio of Operational Amplifiers (SBOA128)
- Feedback Plots Define Op Amp AC Performance (SBOA015)
- Analog Linearization Of Resistance Temperature Detectors (SLYT442)
- High-Side Voltage-to-Current (V-I) Converter (SLAU502)

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.



12.5 Trademarks

Texas Instruments, E2E are trademarks of Texas Instruments. TINA-TI is a trademark of Texas Instruments, Inc and DesignSoft, Inc. *Bluetooth* is a registered trademark of Bluetooth SIG, Inc. DesignSoft, TINA are trademarks of DesignSoft, Inc. All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





11-Aug-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	_		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
OPA188AID	ACTIVE	SOIC	Diawing	8	Qty 75	(2) Green (RoHS & no Sb/Br)	(6) CU NIPDAU	(3) Level-2-260C-1 YEAR	-40 to 125	(4/5) OPA188	Samples
OPA188AIDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QXZ	Samples
OPA188AIDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QXZ	Samples
OPA188AIDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QXX	Samples
OPA188AIDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QXX	Samples
OPA188AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA188	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

11-Aug-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 28-Apr-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA188AIDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
OPA188AIDBVT	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
OPA188AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA188AIDGKT	VSSOP	DGK	8	250	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA188AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 28-Apr-2017



*All dimensions are nominal

7 til dilliciololio die Horilita							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA188AIDBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
OPA188AIDBVT	SOT-23	DBV	5	250	202.0	201.0	28.0
OPA188AIDGKR	VSSOP	DGK	8	2500	346.0	346.0	29.0
OPA188AIDGKT	VSSOP	DGK	8	250	202.0	201.0	28.0
OPA188AIDR	SOIC	D	8	2500	367.0	367.0	35.0

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.