

RISC VS CISC SIMULATION TOOL

PROJECT EVIDENCE

Name: Khushi

Registration No.: 251302194

Course: B tech CSE AIML 3D

Subject: Computer Organization & Architecture

Evidence 1 – Simulator Interface

This screenshot shows the main graphical interface of the RISC vs CISC Simulation Tool before or during input.




Figure 1: Main interface of the RISC vs CISC Simulation Tool

Evidence 2 – Simulation Result

This screenshot shows the result after running the simulation, including instruction counts, estimated clock cycles and the comparison result.



Figure 2: Simulation result and instruction comparison

Evidence 3 – RISC and CISC Execution

This screenshot shows the generated RISC and CISC execution sequences for the entered assembly instructions.




Figure 3: RISC and CISC execution sequences

Evidence 4 – Features

The simulator provides Run Simulation, Load Example and Clear buttons, along with instruction counts, estimated cycles and visual cycle comparison.




Figure 4: Simulation with different input instructions

Conclusion

The screenshots provide evidence that the developed software accepts assembly instructions, simulates simplified RISC and CISC execution, calculates instruction counts and estimated clock cycles, and displays the comparison through a graphical interface.