

AM	Opcode	Rz	Rx	Operand
2	6	4	4	16

Opcode	Instruction	Addressing Mode
0	NOP	Inh
1	AND	Imm, Reg
2	OR	Imm, Reg
3	ADD	Imm, Reg
4	SUB	Imm, Reg
5	CMP	Imm
6	LDR	Imm, Dir, Reg
7	STR	Imm, Dir, Reg
8	JMP	Imm, Reg
9	JEZ	Imm
10	CZF	Inh
11	PRES	Imm
12	DCAL	Imm, Reg
13	SIP	Reg
14	SOP	Reg
15	SPC	Dir

Addressing Mode	Code
Inherent	00
Immediate	01
Direct	10
Register	11

Multicycle Implementation

Standard 5 cycle

- Instruction fetch
- Instruction decode
- Execution (ALU)
- Memory

- Write back

Other notes

- separated program and data memory