
Lecture 21: Multicore – Consistency

Hunjun Lee hunjunlee@hanyang.ac.kr

Memory Ordering Problem

- One of the major problems in multicore structure is about the order of memory operations!
- The computation is distributed across cores: can we assume Von Neumann Architecture?



Core Orlett, Memory ittle

-- Memory Strate ittle

Growth More 2011 5年的 Sector

Juntal 2011 5年的 Sector

Memory Strang

Protecting Shared Data

- The major correctness problem is related to the shared memory accesses!
- How to ensure functional correctness? We need to protect the data using synchronization or critical sections!
 - Mutual Exclusion: Make only a single thread execute a critical section at a time
- ◆ This type of synchronization should be supported! → To enforce a specific order!

```
// Thread T0
_loop:
R8 <- M[C]
R8 <- R8 + 1
M[C] <- R8

mgoto _loop

// Thread T1
_loop:
R8 <- M[C]
R8 <- M[C]
R8 <- R8 + 1
M[C] <- R8

mgoto _loop

// Thread T1
_loop:
Critical
Section
goto _loop
```

What do we need? Lock!

- The programmer should have a mechanism (instruction) to ensure mutual exclusion!

 For a functional correctness
- A representative example: Lock 28 Admire Release = महान निकार्भ? - Acquire(L)
 - // LOCK If L = 0, advance to the next line and set L to 1
 - If L = 1, stop and wait until L becomes 0 // WAIT
 - Release(L) Programmary

 - Locking 型特型 計程
 - Set L to 0 // UNLOCK

<pre>// Thread T0 _loop: _Acquire(L)</pre>	<pre>// Thread T1 _loop:Acquire(L)</pre>	
R8 <- M[C] R8 <- R8 + 1 M[C] <- R8	R8 <- M[C] R8 <- R8 + 1 M[C] <- R8	Critical Section
Release(L) goto _loop	Release(L) goto _loop	or World by Muther

Spin Lock (Not an Answer)

- A thread modifies the lock value, and the other thread spins until the lock is released
- The following implementation may lead to both threads executing the critical section simultaneously

What we really need? RMW instructions!

- How to implement a correct Acquire(L)?
 A special class of memory instructions (=atomic instruction) is needed for synchronization (between concurrent or time-multiplexed threads)
- Peod Mobble White

 ◆ Atomic RMW instruction (e.g., Test and Set)

 - Perform a simple computation (Modify)
 - Write something back to the same memory location
 - SABE SOHI Inst (Load Inc Write) ? SHE 30 0 I Inst of EDER 22
- Obviously, such instructions (=atomic instructions) are very expensive to implement and to perform in HW

Representative Atomic Operations

- There are four (actually more ...) representative atomic RMW operations
- There can be no exception or interrupts in between an atomic operation

```
Test&Set(addr, r):
    r <- M[addr];
    M[addr] <- 1;</pre>
```

```
Swap(addr, r):
   temp <- M[addr];
   M[addr] <- r;
   r <- temp;</pre>
```

```
Fetch&Add(addr, r):
    r <- M[addr];
    M[addr] <- r+1;</pre>
```

```
Compare&Swap(addr, r1, r2):
   if (r1 == M[addr])
     Swap(M[addr], r2)
```

Implementing a Lock

Using Test & Set, L initially 0

```
Acquire(L):
    do {
        Test&Set(L, r<sub>temp</sub>)
    } while (r<sub>temp</sub>!=0)
```

```
Release(L):
M[L] ← 0
```

Using Swap, L initially 0

```
Acquire(L):

do {

r<sub>temp</sub>← 1

Swap(L, r<sub>temp</sub>)
} while (r<sub>temp</sub>!=0)
```

```
Release(L): M[L] \leftarrow 0
```

Implementing a Lock

Using Fetch&Add, L initially 0

```
Acquire(L):
    do {
        Fetch&Add(L, r<sub>temp</sub>)
    } while (r<sub>temp</sub>!=0)
```

```
Release(L):
M[L] ← 0
```

Using Compare&Swap, L initially 0

```
Acquire(L): do { r_{comp} \leftarrow 0; r_{swap} \leftarrow 1 \\ Compare&Swap(L, r_{comp}, r_{swap}) \\ \} while <math>(r_{swap} !=0)
```

```
Release(L): M[L] \leftarrow 0
```

Advanced Lock - 1

- What about Test & Test & Set
 - Perform atomic operations less!

```
Acquire(L):
  while (true) {
        r<sub>original</sub> <- M[L]
        if (r<sub>original</sub> == 0) {
                Test&Set(L, r<sub>temp</sub>)
                if (r_{temp} == 0) break
Release(L):
   M[L] \leftarrow 0
```

Advanced Lock - 2

You can implement your own lock for various purposes

```
next ticket = 0
serving = 0
Acquire:
  my ticket = fetch and add(&next ticket, 1)
  while (serving != my ticket) {}
Release:
  serving++
```

Specialized Load & Store Support

- Atomic RMW can be "mimicked" by a pair of load and store instructions with "extra" semantics
 - This is highly effective for RISC

-- HW Invalidates flag to 0 if other processors update the addr --

```
(SC) store-conditional (r, addr):
    if <flag, address> = <1, addr> then
        M[addr] <- r
        set status to succeed // store done
    else
        set status to fail // store cancelled</pre>
```

Atomic Ops Using LL/SC

 ◆ Basic strategy when mimicking an atomic RWM operation → keep retrying until you know you have succeeded without being interrupted)

```
Swap(addr,r):
loop: load-locked(r<sub>temp</sub>, addr)
    store-conditional(r,addr)
    if status=failed then go to loop
    r=r<sub>temp</sub>
```

```
Fetch&Add(m,v): loop: load-locked(r_{temp}, addr) r_{temp} = r_{temp} + 1 store-conditional(r_{temp}, addr) if status=failed then go to loop
```

Case: Pthread Synchronization

```
#include <pthread.h>
pthread mutex t my mutex = PTHREAD MUTEX INITIALIZER;
void *do_threading(void *ptr) {
       printf("%s is live!\n", (char*) ptr);
       pthread mutex lock(&my mutex);
       // CRITICAL SECTION
       (e.g., updating a shared variable)
       pthread mutex unlock(&my mutex);
       pthread exit()
```

Consistency!

Memory Ordering Problem

- ◆ Let's say there are four memory operations: A, B, C, D
 - How does this operate in a single-core architecture? → Of course, it should execute in-order (A → B → C → D)
 - This is defined in the ISA!
- Does this assumption hold in multicore architecture?
 - Yes: the programmer's life would be easy!
 - No: the multicore processing would be faster!
- We need a new ISA that defines the memory ordering in the multicore architecture
 - It may be different from that of the single-core architecture
 - But, it should be "consistently" applied in various cases!

Sequential Ordering

- The memory ordering is specified by von Neumann model
- The hardware executes the load and store operations in sequential order
 - Remember? There are out-of-order execution, but the operation commits in a sequential order! (ROB)
- ♦ Advantage: extremely straightforward
 - The architectural state is precise!
 - The architectural state changes in a consistent manner (across program runs) → Easy for debugging
- Disadvantage: hardware complexity
 - There are various mechanisms to support sequential order ... (remember?)

Store a

Memory Ordering in Multicore?


- Processors' perspective: each processor loads and stores data in a sequential order
- Memory's perspective: OMG ... there are multiple processors ... what should be the order of memory operations from different cores?
- But Why?? (Can't we just make is arbitrary?)
 - Debugging purpose (repeatability)
 - Each processor should see the same global order (correctness)
 - When the two cores share a data!
 - Core A: L 0x108 -> S 0x108 -> L 0x108
 - Core B: S 0x108


Ensuring Correct Execution Order

- ◆ You can use two variables to enable locks! → Dekker's algorithm!
 - Dijkstra, "Cooperating Sequential Processes" (1965)

There can be multiple possibilities

```
- S1 -> L1 -> S2 -> L2 → (r1, r2) = (0, SET)
- S2 -> L2 -> S1 -> L1 → (r1, r2) = (SET, 0)
- S1 -> S2 -> L1 -> L2 → (r1, r2) = (SET, SET)
- What about? S1 -> L2 -> L1 -> S2 → (r1, r2) = (0, 0)
```






Memory

Reason Behind This ... Sequential Consistency (SC)


Each core issues request in program order



There is a single global ordering determined by the memory


This is about "relative timing", not the exact timing

 The global ordering of S1 -> S2 -> L1 -> L2 does not necessarily mean that, the memory operations has been issued at the given timing order



Main Assumptions Behind SC

- Program order: order of memory operations per core
- Memory order: the global ordering of all memory operations from all cores




In SC, memory order respects each core's program order

Sequential Consistency

```
// Thread A
// M[f1] = 0 and M[f2] = 0
_loop:
S1:     M[f1] <- SET
L1:     r1 <- M[f2]</pre>
```

```
// Thread B
// M[f1] = 0 and M[f2] = 0
_loop:
S2:     M[f2] <- SET
L2:     r2 <- M[f1]</pre>
```




© Lee 2024 -- Portions © Austin, Brehob, Falsafi, Hill, Hoe, Lipasti, Martin, Roth, Shen, Smith, Sohi, Tyson, Vijaykumar, Wenisch, Mutlu, Kim

Sequential Consistency

```
// Thread A
// M[f1] = 0 and M[f2] = 0
_loop:
S1:     M[f1] <- SET
L1:     r1 <- M[f2]</pre>
```

```
// Thread B
// M[f1] = 0 and M[f2] = 0
_loop:
S2:     M[f2] <- SET
L2:     r2 <- M[f1]</pre>
```




© Lee 2024 -- Portions © Austin, Brehob, Falsafi, Hill, Hoe, Lipasti, Martin, Roth, Shen, Smith, Sohi, Tyson, Vijaykumar, Wenisch, Mutlu, Kim

Sequential Consistency

```
// Thread A
// M[f1] = 0 and M[f2] = 0
_loop:
S1:     M[f1] <- SET
L1:     r1 <- M[f2]</pre>
```

```
// Thread B
// M[f1] = 0 and M[f2] = 0
_loop:
S2:     M[f2] <- SET
L2:     r2 <- M[f1]</pre>
```



© Lee 2024 -- Portions © Austin, Brehob, Falsafi, Hill, Hoe, Lipasti, Martin, Roth, Shen, Smith, Sohi, Tyson, Vijaykumar, Wenisch, Mutlu, Kim

Problem

r3 value at Core3 in sequential consistency?

// Initially
$$M[x] = M[y] = 0$$

```
// Core 2
// Core 1
                         r1 <- M[x]
        M[x] \leftarrow 1
S1:
                     S2:
                             if (r1 == 1)
```

```
// Core 3
                                  S2: r2 \leftarrow M[y]
                                            if (r2 == 1)
                                                      r3 \leftarrow M[x]
S3:
```

Can r3 become 0?

Formulate SC Ordering

SC Execution requires the following

```
// a and b may or may not be the same

If L(a)  Load

If L(a)  Store

If S(a)  Store

If S(a)  Load
```

The program order is **completely reflected** in the memory order


 So,,, every load gets its value from the last store before it (in global order) to the same address:

```
L(a) = Value of MAX < m {S(a) | S(a) < m L(a)}
```


Is SC Ideal?

- Difficult to implement efficiently in hardware (overly conservative ...)
 - To realize an overly conservative model:
 - No concurrent memory accesses
 - Strict ordering of memory access at each node
 - Essentially precludes out-of-order CPUs
- If we do that, unnecessarily restrictive
 - Most parallel programs won't notice out-of-order accesses (may not matter at all ...)
- That would conflict with various latency-hiding techniques


In Reality ...




When used in a multiprocessor context



What about this ...? Overlapping writes @ NUMA



What about this ...? Non-blocking Reads @ NUMA



Dekker's Algorithm w/ Store Buffer

 We cannot assume a sequential consistency w/ outof-order execution model

```
- In C1's View: A -> B -> C // A is before C
- In C2's View: C -> D -> A // C is before A
```

- A M[L1] <- 1 (in Store Buffer)
- LW M[L2] &
 Check == 1
 (from DRAM)

Execute Critical Section

M[L1] <- 1 (commit to DRAM)

- C₂

 M[L2] <- 1

 (in Store

 Buffer)
- LW M[L2] &
 Check == 1
 (from DRAM)

Execute Critical Section

M[L2] <- 1
(commit to
DRAM)



How to resolve this issue?

- Option #1: Do not allow all the optimizations (e.g., outof-order execution ...)
- Option #2: Use a weaker consistency model instead of sequential consistency
 - The programmer should **expect relaxed ordering** (not all the processors see the same global order)
 - Solution #1: Enforce global ordering for only stores
 - Processor Consistency (PC)
 - Total store order (TSO) → implemented in x86 processors
 - **Solution #2:** Enforce global order only at the boundary of synchronization
 - Relaxed memory models
 - Acquire-release consistency models

Relaxing Consistency Model

- Multiple relaxation knobs exit (can apply multiple of them)
 - **Option #1:** Relax write to read program order
 - Allowed to read the data before write completes
 - Option #2: Relax write to write program order
 - Allowed to write before older write completes
 - Option #3: Relax read to read and read to write program order
 - Allowed to read before older read/write completes
 - **Option #4:** Read own write early
 - A processor can read its own write! (Consider load forwarding ...)
 - Option #5: Read others' write early
 - A processor can read another processors' write before it is "globally" visible → (In some cases, a write is not atomic!)

Relaxing W → R Order

Relaxation	W→R	w → w	R → R/W	Read Own Write Early	Read Others' Write Early
IBM 370	V				
TSO	V			V	
PC	V			V	V

Write is not atomic!

Formulate IBM 370

TSO Execution requires the following

```
// a and b may or may not be the same

If L(a)  Load

If L(a)  Store

If S(a)  Store
```

The memory order may not reflect the store to load program order


 So,,, every load gets its value from the last store before it (in global order) to the same address:

$$L(a) = Value of MAX < m {S(a) | S(a) < m L(a)}$$

IBM 370

```
// Thread A
// M[f1] = 0 and M[f2] = 0
_loop:
S1:     M[f1] <- SET
L1:     r1 <- M[f2]</pre>
```

```
// Thread B
// M[f1] = 0 and M[f2] = 0
_loop:
S2:    M[f2] <- SET
L2:    r2 <- M[f1]</pre>
```



© Lee 2024 -- Portions © Austin, Brehob, Falsafi, Hill, Hoe, Lipasti, Martin, Roth, Shen, Smith, Sohi, Tyson, Vijaykumar, Wenisch, Mutlu, Kim

IBM 370 vs. Total Store Ordering (TSO)

- TSO allows read its own write early
 - Think about load forwarding

```
// Initially
// M[f1] = 0, M[f2] = 0, M[d] = 0
```

```
      // P1
      // P2

      S1p1: M[f1] <- 1</td>
      S1p2: M[f2] <- 1</td>

      S2p1: M[d] <- 1</td>
      S2p2: M[d] <- 2</td>

      L1p1: r1 <- M[d]</td>
      L1p2: r3 <- M[d]</td>

      L2p1: r2 <- M[f2]</td>
      L2p2: r4 <- M[f1]</td>
```


Is it possible to have r1 = 1, r2 = 0, r3 = 2, r4 = 0?

In IBM 370, L1 must wait until S2 flushes \rightarrow (force S1 \rightarrow S2 \rightarrow L2) In TSO, L1 can forward data from S2 \rightarrow (may ... L2 \rightarrow S1 \rightarrow S2) \rightarrow Can we have (S1p2 \rightarrow) L2p2 \rightarrow S1p1 and (S1p1 \rightarrow) L2p1 \rightarrow S1p2?

TSO vs. Processor Consistency (PC)

PC allows read others' write early

```
// Initially
// M[f1] = 0, M[f2] = 0
```



Is it possible to have r3 as 0?

In TSO, S1 should "finish" before L1 In PC, S1 finish (for P2) but not for P3

How to ensure ordering when needed

- Utilizing RMW operations and fences
- RMW cannot be reordered with earlier stores or loads

	Operation 2									
		Load	Store	RMW	FENCE					
on 1	Load	X	X	X	X					
rati	Store	В	X	X	X					
Operation	RMW	X	X	X	X					
0	FENCE	X	X	X	X					


Fence Operation

- What if we want to enforce sequential consistency?
- Fence: an explicit ISA that enforces "memory operations before the fence" are placed in memory order before "memory operations after the fence"

Forcefully drain the store buffer

Fence Operation

- What if we want to enforce sequential consistency in a TSO architecture?
- Fence: an explicit ISA that enforces "memory operations before the fence" are placed in memory order before "memory operations after the fence"



Formulate IBM 370 Ordering (w/ Fence)

- Additional rules for TSO w/ Fence
 - If L(a) FENCE
 - If S(a)
 FENCE → S(a) <m FENCE // Store -> FENCE
 - If FENCE FENCE
 - If FENCE Load
 - If FENCE Store
 - → This is a highly conservative definition of the fence In fact, Fence is to correct store -> load ordering: Therefore, we can alternatively define FENCE as
 - If S(a) FENCE
 - If FENCE Load

Is TSO, PC, ... Sufficient?

Relaxing W → W Order

Relaxation	W→R	w → w	R → R/W	Read Own Write Early	Read Others' Write Early
IBM 370	\ \				
TSO	V			V	
PC	\ \			V	V
PSO	V	V		V	

Partial Store Ordering (PSO)

TSO Execution requires the following

```
// a and b may or may not be the same

If L(a)  Load

If <math>L(a)  Store

If <math>S(a)  Store

If <math>S(a)  Load
```

The memory order may not reflect the store to load program order

 So,,, every load gets its value from the last store before it (in global order) to the same address:

$$L(a) = Value of MAX < m {S(a) | S(a) < m L(a)}$$

Need for More Relaxed Model

 Assume two threads execute different tasks in a sequential manner

```
// P0
// Initially
// M[A] = 0 & M[F] = 0
S1: M[A] <- NEW
S2: M[F] <- SET</pre>
```

```
// P1
// M[A] = 0 & M[F] = 0
L1: while(M[F] == SET) {}
L2: r2 <- M[A]
```

There are also multiple possibilities

```
- S1 -> S2 -> L1 -> L2

- S1 -> L1 -> S2 -> L1 -> L2

- L1 -> L1 -> L1 -> S1 -> S2 -> L1 -> L2

- What about? S2 -> L1 -> L2 -> S1 → (r1, r2) = (SET, 0)
```

Need for More Relaxed Model

→ Remember? Merging Write Buffer

 You can adopt a write buffer before writing the data to the memory (or cache as you will learn later on ...)


 Write buffer may merge multiple entries in the adjacent addresses (it is much efficient to write adjacent addresses at once)

o										
Ö	Addr	V	Data	V	Data	V	Data	V	Data	
- uėue		0		0		0		0		
T		0		0			one multi		-	H for
		0		0			•	•	e entries (16 byte	
		0		0	<u> </u>	0		0		

Need for More Relaxed Model

→ Remember? Merging Write Buffer

 You can adopt a write buffer before writing the data to the memory (or cache as you will learn later on ...)



Is PSO Sufficient?

Relaxing R → R/W Order

Relaxation	$W \rightarrow R$	w → w	R → R/W	Read Own Write Early	Read Others' Write Early
IBM 370	V				
TSO	V			V	
PC	V			V	V
PSO	V	V		V	
WO	V	V	V	V	
RC	V	V	V	V	V

Weak Consistency (WC)

WC Execution requires the following

```
// a and b may or may not be the same

If L(a) \prec p L(b) \xrightarrow{\bullet} L(a) \prec m L(b) // Load \xrightarrow{\bullet} Load

If L(a) \prec p S(b) \xrightarrow{\bullet} L(a) \prec m S(b) // Load \xrightarrow{\bullet} Store

If S(a) \prec p S(b) \xrightarrow{\bullet} S(a) \prec m S(b) // Store \xrightarrow{\bullet} Store

If S(a) \prec p L(b) \xrightarrow{\bullet} S(a) \prec m L(b) // Store \xrightarrow{\bullet} Load
```

- (Of course, does not obey load / store to the same address bypass load / store to the same address)
- Only meet the fences

Table 5.5: XC ordering rules. An "X" denotes an enforced ordering. A "B" denotes that bypassing is required if the operations are to the same address. An "A" denotes an ordering that is enforced only if the operations are to the same address. Entries different from TSO are shaded and shown in bold.

	Operation 2									
		Load	Store	RMW	FENCE					
on 1	Load	A	A	A	X					
Operation	Store	В	A	A	X					
	RMW	A	A	A	X					
	FENCE	X	X	X	X					

Need for further relaxation? Non-blocking read

Remember MSHR?

V	Block Addr	Slot0	Slot1	Slot2	Slot3			
1	0x1200	pend0						
0	-						Block	Type
1	0×100	pend0	pend1	pend2	pend3	V	Offset	(R/W)
1	0x600	pend0	pend1					or Ls
		'	<u> </u>	pend2	pend3	V	Block Offset	(

 We were able to read the data while another load / store is pending! (resolving cache misses)

dst.

id

or Lsq

entry id

Summary

- The consistency model defines the ordering of memory operations (the programmer should take for granted)
 - How does the other processors (core) see the memory operation order of one processor
- SC is the strictest ordering requirement, while there are relaxed consistency models (e.g., TSO, WC, ...)
- The consistency model determines to which extent you can apply the memory optimization schemes
 - Store buffer: the load may bypass store
 - Merging write buffer: the store may bypass store
 - MSHR: a younger miss may be handled faster than another

Question?

Announcements:

Reading: read P&H Ch.6

Handouts: none