

Lecture 11:

CPU – OoO Execution

Hunjun Lee

hunjunlee@hanyang.ac.kr

Problem of the existing pipeline ...

- ◆ No identical operations e.g., R-type, I-type & J-type
 - ⇒ Unify instruction types
 - Combine instruction types to flow through “multi-function” pipe
- ◆ No uniform sub-operations e.g., RF read VS. Memory write?
 - ⇒ Balance pipeline stages
 - Stage-latency calculation to make balanced stages
- ◆ No independent operations e.g., Waiting data to be produced?
 - ⇒ Remove dependency and/or busy resources
 - Inter-instruction dependency detection and resolution

Problem of the existing pipeline ...

병행이 좋게 따라 Cycle 수가 다르다.

- ◆ No identical operations **e.g., R-type, I-type & J-type**

⇒ Unify instruction types

- Combine instructions

pipe

- ◆ No uniformity in the number of cycles to finish! **e.g., ALU read VS. Memory write?**


⇒ Balance pipeline stages

- Stage-latency calculation to make balanced stages

- ◆ No independent operations **e.g., Waiting data to be produced?**


⇒ Remove dependency and/or busy resources

- Inter-instruction dependency detection and resolution



Multipath Execution


- ◆ There are multiple execution stages in reality (separate execution paths, and memory unit)
- ◆ Some instructions take longer to finish than others



Exceptions in multi-cycle execution:

Option #1

- ◆ Using a multi-path execution, the instructions may terminate out-of-order!



We should not write the result before the prior instruction has completed!

Exceptions in multi-cycle execution: Option #2

- ◆ A single slow-running instruction may delay the younger instructions


div r1, r4, r2

sub r4, r2, r4

sub r6, r3, r2

mul r5, r2, r5

add r7, r4, r6




-이런 경우는,

Out-of-order execution: What we want!


- ◆ The younger instructions are executed early, but defer WB

OoO Execution → younger instructions finish EX stage earlier
→ WB는 나중에



Problem of the OoO Execution


- ◆ The younger instructions are executed early, but defer WB



We need a **temporary storage** to keep the calculated data and forward the data


Reorder buffer concept

- ◆ The instructions are completed out-of-order, but reorder them before changing the architectural state
 - Reserve an entry of the decoded instructions in order
 - Write the results to the ROB upon completion
 - If the oldest entry has completed, write the result to the register file



The effects of ROB


- ◆ An instruction completes in an in-order manner while the execution completes in an out-of-order manner
- ◆ But, sometimes we want to use the data in the ROB!



Reorder buffer implementation

ROB: Circular Queue \mathbb{Z}

- It is essentially a circular queue to store temporary values and control precise writebacks



How to use the data in ROB?

div r1, r4, r2 **IF**

sub r4, r2, r4

sub r6, r3, r2

mul r5, r2, r5

add r7, r4, r6

Register File (RF)

Valid	Name	Value
1	r0	100
1	r1	200
1	r2	300
1	r3	400
1	r4	500
1	r5	600
1	r6	700
1	r7	800

HEAD/TAIL

Reorder Buffer (ROB)

Valid	Dst Name	Value	Ready
0	-	-	0
0	-	-	0
0	-	-	0
0	-	-	0
0	-	-	0
0	-	-	0
0	-	-	0
0	-	-	0
0	-	-	0

ROB Empty, 현재, 할당되지 않았어
Architectural state
준비 완료
WB 완료

How to use the data in ROB?

div r1, r4, r2

IF ID

sub r4, r2, r4

IF

sub r6, r3, r2

mul r5, r2, r5

add r7, r4, r6

Register File (RF)

Valid	Name	Value
1	r0	100
0	r1	200
1	r2	300
1	r3	400
1	r4	500
1	r5	600
1	r6	700
1	r7	800


Idone! Destination Register 지정시 Entry 하나 추가

Reorder Buffer (ROB)

HEAD
TAIL

Valid	Dst Name	Value	Ready
1	r1	-	0
0	-	-	0
0	-	-	0
0	-	-	0
0	-	-	0
0	-	-	0
0	-	-	0
0	-	-	0

How to use the data in ROB?




Register File (RF)

Valid	Name	Value
1	r0	100
0	r1	200
1	r2	300
1	r3	400
0	r4	500
1	r5	600
1	r6	700
1	r7	800

Reorder Buffer (ROB)

	Valid	Dst Name	Value	Ready
<i>HEAD</i>	1	r1	-	0
	1	r4	-	0
<i>TAIL</i>	0	-	-	0
	0	-	-	0
	0	-	-	0
	0	-	-	0
	0	-	-	0
	0	-	-	0

How to use the data in ROB?




Register File (RF)

Valid	Name	Value
1	r0	100
0	r1	200
1	r2	300
1	r3	400
0	r4	500
1	r5	600
0	r6	700
1	r7	800

Reorder Buffer (ROB)

	Valid	Dst Name	Value	Ready
HEAD	1	r1	-	0
	1	r4	-	0
	1	r6	-	0
TAIL	0	-	-	0
	0	-	-	0
	0	-	-	0
	0	-	-	0
	0	-	-	0

How to use the data in ROB?




Register File (RF)

Valid	Name	Value
1	r0	100
0	r1	200
1	r2	300
1	r3	400
0	r4	500
0	r5	600
0	r6	700
1	r7	800

Reorder Buffer (ROB)

	Valid	Dst Name	Value	Ready
HEAD	1	r1	-	0
	1	r4	-200	1
	1	r6	-	0
	1	r5	-	0
TAIL	0	-	-	0
	0	-	-	0
	0	-	-	0
	0	-	-	0
	0	-	-	0

How to use the data in ROB?



Register File (RF)


Valid	Name	Value
1	r0	100
0	r1	200
1	r2	300
1	r3	400
0	r4	500
0	r5	600
0	r6	700
0	r7	800

ROB에서
앞에서야

Reorder Buffer (ROB)

	Valid	Dst Name	Value	Ready
HEAD	1	r1	-	0
	1	r4	-200	1
	1	r6	100	1
	1	r5	-	0
TAIL	1	r7	-	0
	0	-	-	0
	0	-	-	0
	0	-	-	0
	0	-	-	0

How to use the data in ROB?




Register File (RF)

Valid	Name	Value
1	r0	100
0	r1	200
1	r2	300
1	r3	400
0	r4	500
0	r5	600
0	r6	700
0	r7	800

Reorder Buffer (ROB)

	Valid	Dst Name	Value	Ready
<i>HEAD</i>	1	r1	-	0
	1	r4	-200	1
	1	r6	100	1
	1	r5	-	0
<i>TAIL</i>	1	r7	-100	1
	0	-	-	0
	0	-	-	0
	0	-	-	0

How to use the data in ROB?




Register File (RF)

Valid	Name	Value
1	r0	100
0	r1	200
1	r2	300
1	r3	400
0	r4	500
0	r5	600
0	r6	700
0	r7	800

Reorder Buffer (ROB)

	Valid	Dst Name	Value	Ready
HEAD	1	r1	2	1
	1	r4	-200	1
	1	r6	100	1
	1	r5	-	0
	1	r7	-100	0
TAIL	0	-	-	0
	0	-	-	0
	0	-	-	0

How to use the data in ROB?



Register File (RF)

Valid	Name	Value
1	r0	100
1	r1	2
1	r2	300
1	r3	400
0	r4	500
0	r5	600
0	r6	700
0	r7	800

HEAD 0x5
HEAD

TAIL

Reorder Buffer (ROB)

Valid	Dst Name	Value	Ready
0	-	-	0
1	r4	-200	1
1	r6	100	1
1	r5	-	0
1	r7	-100	0
0	-	-	0
0	-	-	0
0	-	-	0

How to use the data in ROB?

Diagram illustrating the execution of five instructions in a 5-stage pipeline (IF, ID, EX, EX, WB) with a 2-cycle delay between stages. The instructions are:

- div r1, r4, r2
- sub r4, r2, r4
- sub r6, r3, r2
- mul r5, r2, r5
- add r7, r4, r6

The pipeline stages are represented by boxes, and the instructions are represented by colored text. The sub r4, r2, r4 instruction is highlighted in green.


Register File (RF)

Valid	Name	Value
1	r0	100
1	r1	2
1	r2	300
1	r3	400
1	r4	-200
0	r5	600
0	r6	700
0	r7	800

Reorder Buffer (ROB)

	Valid	Dst Name	Value	Ready
HEAD	0	-	-	0
	0	-	-	0
	1	r6	100	1
	1	r5	-	0
	1	r7	-100	0
TAIL	0	-	-	0
	0	-	-	0
	0	-	-	0
	0	-	-	0

How to use the data in ROB?



Register File (RF)

Valid	Name	Value
1	r0	100
1	r1	2
1	r2	300
1	r3	400
1	r4	-200
0	r5	600
1	r6	100
0	r7	800

Reorder Buffer (ROB)

	Valid	Dst Name	Value	Ready
	0	-	-	0
	0	-	-	0
	0	-	-	0
HEAD	1	r5	180000	1
	1	r7	-100	0
TAIL	0	-	-	0
	0	-	-	0
	0	-	-	0


How to implement this?

Option #1: Using CAM

Value를 가지고
Address를 찾는

- ◆ ROB utilizes a content addressable memory to search for entry (with the target dst reg)
 - You do not need to iterate over the buffers to check if the ROB entry keeps the operand!

CAM 사용 $X \rightarrow$ ROB 존재 여부 확인



How would you handle multiple matches?

How to implement this?

Option #2: Using Indirection

- ◆ You can write down the entry address in the register file!

Register File (RF)

Valid	Name	Value	TAG
1	r0	100	-
1	r1	2	-
1	r2	300	-
1	r3	400	-
1	r4	-200	-
0	r5	600	ROB3
1	r6	100	
0	r7	800	ROB4

Reorder Buffer (ROB)

Valid	Dst Name	Value	Ready
0	-	-	0
0	-	-	0
0	-	-	0
1	r5	100000	1
1	r7	-100	0
0	-	-	0
0	-	-	0
0	-	-	0


HEAD

TAIL

Architectural RF ↳ TAG 06


You can think of this as renaming:
the source operand can either be in (1) RF or (2) ROB

Renaming Result!



We do not read from the register file, but rather from the renamed entries @ ROB

Hardware register renaming



- ◆ Renaming maintains bindings from **arch reg names** to **uarch reg names**^{RoB}
 - Compiler does not know about uarch rename registers.
- ◆ When issuing an instruction that updates 'architecture' register '**rd**':
 - Allocate an unused rename 'physical' register '**px**'
 - Record binding from '**rd**' to '**px**'
- ◆ When to remove a binding? When to de-allocate a rename register?

Out-of-order execution (runtime scheduling!)

- ◆ After renaming, the WAW and WAR dependencies are almost eliminated
- ◆ If there is a true dependency (RAW) for a decoded instruction, the instruction cannot be executed (stalled)
- ◆ While a previous instruction is stalled, the later instructions can be dispatched to the EX/MEM units (unless there is a true dependency)

<program order>

```

r1 ← r2 * 3
r3 ← r1 / 17
r4 ← r0 - r3
r3 ← r12 + 1
r12 ← r3 / 17
r4 ← r0 - r20
  
```

<renaming>

↳ WAW, WAR 제거

```

p1 ← p2 * 3
p3 ← p1 / 17
p4 ← p0 - p3
p5 ← p12 + 1
p20 ← p5 / 17
p14 ← p0 - p20
  
```

<ooo ex>

Data dependency가 없는 명령어는 먼저 실행하(조금!)

```

p1 ← p2 * 3
p5 ← p12 + 1
p3 ← p1 / 17
p13 ← p5 / 17
p4 ← p0 - p3
p14 ← p0 - p20
  
```

Out-of-order execution (runtime scheduling!)

<program order>

$r1 \leftarrow r2 * 3$
 $r3 \leftarrow r1 / 17$
 $r4 \leftarrow r0 - r3$
 $r3 \leftarrow r12 + 1$
 $r12 \leftarrow r3 / 17$
 $r4 \leftarrow r0 - r20$

<renaming>

$p1 \leftarrow p2 * 3$
 $p3 \leftarrow p1 / 17$
 $p4 \leftarrow p0 - p3$
 $p5 \leftarrow p12 + 1$
 $p20 \leftarrow p5 / 17$
 $p14 \leftarrow p0 - p20$


<ooo ex>

$p1 \leftarrow p2 * 3$
 $p5 \leftarrow p12 + 1$
 $p3 \leftarrow p1 / 17$
 $p13 \leftarrow p5 / 17$
 $p4 \leftarrow p0 - p3$
 $p14 \leftarrow p0 - p20$

- ◆ If dep. distance > issue distance, even RAW is eliminated
- ◆ With OoO, superscalar gets much better!
- ◆ But OoO is an microarchitectural feature (**not exposed to the programmer and compiler**)


Reorder buffer concept

- ◆ The instructions are
 - (1) fetched / decoded + dispatched to the execution units **in order**
 - (2) executed **out-of-order** (a newer instruction may complete execution earlier)
 - (3) written back to the register file **in-order**



Potential improvement of reordering


- ◆ add/sub utilizes the same unit and takes three cycles
- ◆ mul utilizes a different unit and takes eight cycles



It seems that mul r6, r2, r7 becomes the bottleneck... (Can we do better?)

Out-of-order dispatch


- ◆ We can dispatch `mul r6, r2, r7` before dispatching `add r5, r6, r5`
 - Can hide the executing latency!



*The decoded data @ add r5, r4, r6
 are overwritten @ mul r6, r2, r7*


OoO CPU design

- ◆ We need to extend the existing architecture to support runtime instruction scheduling
 - 1) Rename register online to mitigate false dependency
 - 2) Decouple fetch and execution using an issue buffer




OoO CPU design

- ◆ We need to extend the existing architecture to support runtime instruction scheduling
 - 1) Rename register online to mitigate false dependency
 - 2) Decouple fetch and execution using an issue buffer




OoO CPU design

- ◆ We need to extend the existing architecture to support runtime instruction scheduling
 - 1) Rename register online to mitigate false dependency
 - 2) Decouple fetch and execution using an issue buffer




OoO CPU design

- ◆ We need to extend the existing architecture to support runtime instruction scheduling
 - 1) Rename register online to mitigate false dependency
 - 2) Decouple fetch and execution using an issue buffer



OoO CPU design

- ◆ We need to extend the existing architecture to support runtime instruction scheduling
 - 1) Rename register online to mitigate false dependency
 - 2) Decouple fetch and execution using an issue buffer



Register renaming implementation: Tomasulo's algorithm

- ◆ A physical register is a combination of architectural register + ROB entries
 - The value can either be in the ROB or architectural reg file
 - There is a table to indicate where the data resides
- ◆ Let's start with a reservation station + register file w/o ROB (we'll get to ROB later on ...)

We should extend renaming

```
mul r1, r2, r3 F
add r4, r2, r4
mul r6, r3, r2
add r5, r4, r6
mul r6, r2, r7
```


Register File (RF)

Valid	Name	Value	TAG
1	r0	0	-
1	r1	1	-
1	r2	2	-
1	r3	3	-
1	r4	4	-
1	r5	5	-
1	r6	6	-
1	r7	7	-

Reservation Station (ALU)

	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
A0						
A1						
A2						


ALU



Reservation Station (MUL)

	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
M0						
M1						
M2						

MUL



We should extend renaming

```
mul r1, r2, r3
add r4, r2, r4
mul r6, r3, r2
add r5, r4, r6
mul r6, r2, r7
```



Register File (RF)

Val			
1			
0	r1	-	M0
1	r2	2	-
1	r3	3	-
1	r4	4	-
1	r5	5	-
1	r6	6	-
1	r7	7	-

2. Access the RF

M0

M0가 들어간 Val에 Write Back 해야

4. Rename Entry

3. Reserve Op


M0

rename

Reservation Station (ALU)

	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
A0						

ALU



Reservation Station (MUL)

	SRC1 _{r2}			SRC2 _{r3}		
	Valid	TAG	VAL	Valid	TAG	VAL
M0	1	-	2	1	-	3
M1						
M2						

MUL



1. Is RS available (empty)?

We should extend renaming


mul r1, r2, r3

add r4, r2, r4

mul r6, r3, r2

add r5, r4, r6

mul r6, r2, r7




Register File (RF)

Valid	Name	VAL	TAG
1	r0	0	-
0	r1	-	M0
1	r2	2	-
1	r3	3	-
0	r4	4	A0
1	r5	5	-
1	r6	6	-
1	r7	7	-

Reservation Station (ALU)

	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
A0	1	-	2	1	-	4
A1						
A2						


ALU



Reservation Station (MUL)

	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
M0	1	-	2	1	-	3
M1						
M2						


MUL



Dispatch if possible!

We should extend renaming

mul r1, r2, r3
add r4, r2, r4
mul r6, r3, r2
add r5, r4, r6
mul r6, r2, r7




Register File (RF)

Valid	Name	VAL	TAG
1	r0	0	-
0	r1	-	M0
1	r2	2	-
1	r3	3	-
0	r4	4	A0
1	r5	5	-
0	r6	6	M1
1	r7	7	-

Reservation Station (ALU)

	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
A0	1	-	2	1	-	4
A1						
A2						


ALU



Reservation Station (MUL)


	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
M0	1	-	2	1	-	3
M1	1	-	3	1	-	2
M2						

MUL



We should extend renaming

```
mul r1, r2, r3
add r4, r2, r4
mul r6, r3, r2
add r5, r4, r6
mul r6, r2, r7
```



이 명령어 EX가 끝난 사용 가능


Register File (RF)

Valid	Name	VAL	TAG
1	r0	0	-
0	r1	-	M0
1	r2	2	-
1	r3	3	-
0	r4	4	A0
0	r5	5	A1
0	r6	6	M1
1	r7	7	-

Reservation Station (ALU)

	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
A0	1	-	2	1	-	4
A1	0	A0	-	0	M1	-
A2						


ALU



Reservation Station (MUL)

	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
M0	1	-	2	1	-	3
M1	1	-	3	1	-	2
M2						

MUL



We should extend renaming


mul r1, r2, r3

add r4, r2, r4

mul r6, r3, r2

add r5, r4, r6

mul r6, r2, r7



Register File (RF)

Valid	Name	VAL	TAG
1	r0	0	-
0	r1	-	M0
1	r2	2	-
1	r3	3	-
1	r4	6	-
0	r5	5	A1
0	r6	6	M1
1	r7	7	-


Reservation Station (ALU)

	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
A0	1	-	2	1	-	4
A1	1	A0	6	0	M1	-
A2						


Reservation Station (MUL)

	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
M0	1	-	2	1	-	3
M1	1	-	3	1	-	2

A0 done




MUL



We should extend renaming

```
mul r1, r2, r3
add r4, r2, r4
mul r6, r3, r2
add r5, r4, r6
mul r6, r2, r7
```




Register File (RF)

Valid	Name	VAL	TAG
1	r0	0	-
0	r1	-	M0
1	r2	2	-
1	r3	3	-
1	r4	6	-
0	r5	5	A1
0	r6	6	M2
1	r7	7	-

Reservation Station (ALU)

	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
A0						
A1	1	A0	6	0	M1	-
A2						


ALU



Reservation Station (MUL)

	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
M0	1	-	2	1	-	3
M1	1	-	3	1	-	2
M2	1	-	2	1	-	7

MUL



We should extend renaming


mul r1, r2, r3

add r4, r2, r4

mul r6, r3, r2

add r5, r4, r6

mul r6, r2, r7



Register File (RF)

Valid	Name	VAL	TAG
1	r0	0	-
1	r1	6	-
1	r2	2	-
1	r3	3	-
1	r4	6	-
0	r5	5	A1
0	r6	6	M2
1	r7	7	-


Reservation Station (ALU)

	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
A0						
A1	1	A0	6	0	M1	-
A2						

Reservation Station (MUL)


	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
M0	1	-	2	1	-	3
M1	1	-	3	1	-	2
M2	1	-	2	1	-	7

ALU




M0 done

MUL



We should extend renaming

```
mul r1, r2, r3
add r4, r2, r4
mul r6, r3, r2
add r5, r4, r6
mul r6, r2, r7
```



20-1 op 20-12
R00004 Pop st 52m
Register File Writings

Register File (RF)

Valid	Name	VAL	TAG
1	r0	0	-
1	r1	6	-
1	r2	2	-
1	r3	3	-
1	r4	6	-
0	r5	5	A1
0	r6	6	M2
1	r7	7	-


Reservation Station (ALU)

	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
A0						
A1	1	A0	6	1	-	6
A2						

Reservation Station (MUL)

	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
M0						
M1	1	-	3	1	-	2
M2	1	-	2	1	-	7

ALU




M1 done



We should extend renaming

```
mul r1, r2, r3
add r4, r2, r4
mul r6, r3, r2
add r5, r4, r6
mul r6, r2, r7
```




Register File (RF)

Valid	Name	VAL	TAG
1	r0	0	-
1	r1	6	-
1	r2	2	-
1	r3	3	-
1	r4	6	-
0	r5	5	A1
0	r6	6	M2
1	r7	7	-

Reservation Station (ALU)

	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
A0						
A1	1	A0	6	1	-	6
A2						


ALU



Reservation Station (MUL)


	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
M0						
M1						
M2	1	-	2	1	-	7

MUL



We should extend renaming

```
mul r1, r2, r3
add r4, r2, r4
mul r6, r3, r2
add r5, r4, r6
mul r6, r2, r7
```



Register File (RF)

Valid	Name	VAL	TAG
1	r0	0	-
1	r1	6	-
1	r2	2	-
1	r3	3	-
1	r4	6	-
0	r5	5	A1
1	r6	14	-
1	r7	7	-


Reservation Station (ALU)

	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
A0						
A1	1	A0	6	1	-	6
A2						

Reservation Station (MUL)

	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
M0						
M1						
M2	1	-	2	1	-	7

ALU




M2 done



We should extend renaming

```
mul r1, r2, r3
add r4, r2, r4
mul r6, r3, r2
add r5, r4, r6
mul r6, r2, r7
```



Register File (RF)

Valid	Name	VAL	TAG
1	r0	0	-
1	r1	6	-
1	r2	2	-
1	r3	3	-
1	r4	6	-
1	r5	12	-
1	r6	14	-
1	r7	7	-


Reservation Station (ALU)

	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
A0						
A1	1	A0	6	1	-	6
A2						


Reservation Station (MUL)

	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
M0						
M1						
M2						


A1 done



MUL




We should extend renaming



Reservation Station (ALU)

	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
A0						
A1						
A2						


ALU



Reservation Station (MUL)

	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
M0						
M1						
M2						

MUL



Valid	Name	VAL	TAG
1	r0	0	-
1	r1	6	-
1	r2	2	-
1	r3	3	-
1	r4	6	-
1	r5	12	-
1	r6	14	-
1	r7	7	-

OoO + RS + ROB

Register File (RF)

Valid	Name	VAL	TAG
1	r0	0	-
0	r1	-	R0
1	r2	2	-
1	r3	3	-
0	r4	6	R1
0	r5	5	R3
0	r6	6	R4
1	r7	7	-

Reservation Station (ALU)

	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
A0						
A1	1	R1	6	0	R2	-
A2						

Reservation Station (MUL)

	SRC1			SRC2		
	Valid	TAG	VAL	Valid	TAG	VAL
M0	1	-	2	1	-	3
M1	1	-	3	1	-	2
M2	1	-	2	1	-	7

Timeline

mul r1, r2, r3	F	D	E	E	E	E	E
add r4, r2, r4		F	D	E	E	E	R
mul r6, r3, r2			F	D	E	E	E
add r5, r4, r6				F	D		
mul r6, r2, r7					F	D	E

Reorder Buffer

Name	Valid	Dst Name	Value	Ready
R0	1	r1	-	0
R1	1	r4	6	1
R2	1	r6	-	0
R3	1	r5	-	0
R4	1	r6	-	0

Control dependency can hurt ILP

- ◆ We also suffer from control dependency (Some fetched instructions in RS can be potentially invalid)
- ◆ Control instructions occupy 14% of an average number of instructions
 - If there are 128 in-flight instructions → there are 18 branches
 - If we have a 90% correct branch predictor → $(0.9)^{18} \rightarrow 15\%$ chance of all the branches are correct
 - We only have 83% chance even with 99% correct branch predictor
 - We indeed need an extremely accurate branch predictor!!

Question?

Announcements:

Reading: finish reading P&H Ch.4

Handouts: none