
ECE 4514 Digital Design II Spring 2008

Lecture 6: A Random Number Generator in Verilog

A Design Lecture

Patrick Schaumont


What is a random number generator?



What do I do with randomness?

- □ Play games!
 - Have the monsters appear in different rooms every time
- Do statistical simulations
 - Simulate customers in a shopping center (find the best spot for a new Chuck E Cheese)
- □ Run security protocols
 - Make protocol resistent against replay
- Encrypt documents
 - Use random numbers as key stream

Encrypt Documents



Random numbers by physical methods

- □ Use dice, coin flips, roulette
- Use thermal noise (diodes and resistors)
- Use clock jitter (use ring oscillators)
- Use radioactive decay
- Use Lava Lamps
 - Patented!



US005732138A

Patent Number:

5,732,138

[45] Date of Patent:

Mar. 24, 1998

[54]	METHOD FOR SEEDING A PSEUDO-
	RANDOM NUMBER GENERATOR WITH A

United States Patent [19]

- RANDOM NUMBER GENERATOR WITH A CRYPTOGRAPHIC HASH OF A DIGITIZATION OF A CHAOTIC SYSTEM
- [75] Inventors: Landon Curt Noll; Robert G. Mende, both of Sunnyvale; Sanjeev Sisodiya, Mountain View, all of Calif.
- [73] Assignee: Silicon Graphics, Inc., Mountain View, Calif.
- [21] Appl. No.: 592,891

Noll et al.

- [22] Filed: Jan. 29, 1996

[56] References Cited

4,780,816	10/1988	O'Connell 395/421.00
4,951,314	8/1990	Shreve 380/1-
4,964,162	10/1990	McAdam et al 380/1-
5,048,086	9/1991	Bianco et al 380/2

Primary Examiner—Salvatore Cangialosi

Attorney, Agent, or Firm—Wagner, Murabito & Hao

[57] ABSTRACT

A method for generating a pseudo-random numbers Initially, the state of a chaotic system is digitized to form a binary string. This binary string is then hashed to produce a second binary string. It is this second binary string which is used to seed a pseudo-random number generator. The output from the pseudo-random number generator may be used in forming a password or cryptographic key for use in a security

Spring 2008

ECE 4514 Digital Design II Lecture 6: A Random Number Generator in Verilog

Random numbers by computational methods

- Not truly random, but *pseudo* random
 - meaning, after some time the same sequence returns
- Linear Congruential Generator

$$x(n+1) = [a.x(b) + b] \mod m$$

Eg.
$$a = 15$$
, $b = 5$, $m = 7$

a, b, m must be chosen carefully! for a maximum lenth sequence

$$X(0) = 1$$

 $X(1) = (15 + 5) \mod 7 = 6$
 $x(2) = (15*6 + 5) \mod 7 = 4$
 $x(3) = 2$

$$x(4) = 0$$

$$x(5) = 5$$

$$x(6) = 3$$

$$x(7) = 1$$

$$x(8) = ...$$

A quick way to generate random numbers

Verilog has a buildin random number generator


```
module random(q);
  output [0:31] q;
  reg [0:31] q;

initial
  r_seed = 2;


always
  #10 q = $random(r_seed);
endmodule
```

- □ Nice, but only for testbenches ...
- Instead, we want an hardware implementation


□ Pseudo Random Numbers in Digital Hardware




- All zeroes
 - not very useful ...




■ Non-zero state is more interesting




■ Non-zero state is more interesting




■ Non-zero state is more interesting




■ Non-zero state is more interesting




■ Non-zero state is more interesting



■ Non-zero state is more interesting




■ Non-zero state is more interesting




1001101


etc ...

□ This is actually a finite state machine




□ This is actually a finite state machine







How many states will you see?

□ 15 states





■ We can specify an LFSR by means of the characteristic polynomial (also called feedback polynomial)



$$P(x) = x^4 + x^3 + 1$$

There exists elaborate finite-field math to analyze the properties of an LFSR - outside of the scope of this class

■ So, knowing the polynomial you can also draw the LFSR


$$P(x) = x^8 + x^6 + x^5 + x^4 + 1$$

How many taps?
How many 2-input XOR?

■ So, knowing the polynomial you can also draw the LFSR

$$P(x) = x^8 + x^6 + x^5 + x^4 + 1$$


How many taps ? 8 How many 2-input XOR?



□ So, knowing the polynomial you can also draw the LFSR

$$P(x) = x^8 + x^6 + x^5 + x^4 + 1$$

How many taps ? 8 How many 2-input XOR? 3




ECE 4514 Digital Design II Lecture 6: A Random Number Generator in Verilog Patrick Schaumont Spring 2008

Certain polynomials generate very long state sequences. These are called maximal-length LFSR.

$$P(X) = x^153 + x^152 + 1$$
 is a maximum-length feedback polynomial

State machine with 2 ^ 153 -1 states ...


☐ This format is called a Fibonacci LFSR



Fibonacci ~1175-1250




□ Can be converted to an equivalent Galois LFSR



Evariste Galois 1811-1832




- □ Each Fibonacci LFSR can transform into Galois LFSR:
 - Reverse numbering of taps
 - Make XOR inputs XOR outputs and vice versa
- Example: starting with this Fibonacci LFSR




ECE 4514 Digital Design II Lecture 6: A Random Number Generator in Verilog Patrick Schaumont Spring 2008

- Disconnect XOR inputs
- □ Reverse tap numbering (not the direction of shifting!)




□ Turn XOR inputs into XOR outputs and vice versa



Lecture 6: A Random Number Generator in Verilog

Spring 2008


Which one is better for digital hardware?



Lecture 6: A Random Number Generator in Verilog

Spring 2008

Which one is better for <u>digital hardware</u>?



Which one is better for software?


□ Fibonacci 3 6 Galois 6 Patrick Schaumont ECE 4514 Digital Design II

Lecture 6: A Random Number Generator in Verilog

Spring 2008


Which one is better for <u>software</u>?

□ Fibonacci



□ Galois


 $char_v = (char_v >> 1) ^ (-(signed char) (char_v & 1) & 0xe)$




_ecture o. A riandom Number denerator in veniog

Johnig ZoU

Let's write an LFSR in Verilog



xor(out, in1, in2)



You need to build this one (structural, behavioral)

A Flip flop

```
module flipflop(q, clk, rst, d);
  input clk;
  input rst;
  input d;
  output q;
  req q;
  always @(posedge clk or posedge rst)
    begin
    if (rst)
      q = 0;
    else
      q = d;
    end
endmodule
```

A Flip flop

- □ Setup Time:
 - Time D has to be stable before a clock edge
- □ Hold Time:
 - Time D has to be stable after clock edge
- □ Propagation Delay:
 - Delay from clock edge to Q
 - Delay from reset to Q

How to specify propagation delay?

A Flip flop

```
module flipflop(q, clk, rst, d);
  input clk;
  input rst;
  input d;
  output q;
  req q;
  always @(posedge clk or posedge rst)
    begin
    if (rst)
      q = 0;
    else
      a = d;
    end
endmodule
```


How to specify propagation delay?

A Flip flop


```
module flipflop(q, clk, rst, d);
  input clk;
  input rst;
  input d;
  output q;
  reg q;
  always @(posedge clk or posedge rst)
    begin
    if (rst)
      #2 q = 0;
    else
     q = #3 d;
    end
  specify
                                Test setup, hold
    $setup(d, clk, 2);
    $hold(clk, d, 0);
                                See Chapter 10
  endspecify
                                    Palnitkar
```

Let's turn the LFSR into a module


How to program this?



Let's turn the LFSR into a module




Multiplexer symbol



bit multiplexer


```
module mux(q, control, a, b);
  output q;
  reg q;
  input control, a, b;
  wire notcontrol;
  always @(control or
           notcontrol or
           a or b)
    q = (control \& a) |
         (notcontrol & b);
  not (notcontrol, control);
endmodule;
```

LFSR, structural



```
module lfsr(q, clk, rst, seed, load);
...
wire [3:0] state_out;
wire [3:0] state_in;
flipflop F[3:0] (state_out, clk, rst, state_in);
endmodule
```

LFSR, structural



LFSR, structural

```
seed (4 bit)
     load (1 bit)
    output (1 bit) ←
module lfsr(q, clk, rst, seed, load);
  wire [3:0] state_out;
  wire [3:0] state_in;
  wire nextbit;
  mux M1[3:0] (state_in, load, seed, {state_out[2],
                                         state out[1],
                                         state_out[0],
                                         nextbit});
  assign q = nextbit;
```

LFSR module - complete


```
module lfsr(q, clk, rst, seed, load);
  output q;
  input [3:0] seed;
  input load;
  input rst;
  wire [3:0] state_out;
  wire [3:0] state in;
  flipflop F[3:0] (state_out, clk, rst, state_in);
  mux M1[3:0] (state_in, load, seed, {state_out[2],
                                       state out[1],
                                       state out[0],
                                       nextbit { );
  xor G1(nextbit, state_out[2], state_out[3]);
  assign q = nextbit;
endmodule
```

LFSR testbench


```
module lfsrtst;
    reg clk;
    req rst;
    req [3:0] seed;
    req load;
    wire q;
    lfsr L(q, clk, rst,
           seed, load);
    // initialization
    // apply reset pulse
    initial
      begin
      clk = 0;
      load = 0;
      seed = 0;
      rst = 0;
      #10 rst = 1;
      #10 rst = 0;
    end
```

ECE 4514 Digital Design II Lecture 6: A Random Number Generator in Verilog


Simulation ...



Synthesis ..





Place and Route ..



ECE 4514 Digital Design II Lecture 6: A Random Number Generator in Verilog Patrick Schaumont Spring 2008







- Problem #1: it can have bias
 - Meaning: a certain number occurs more often then others
 - Expressed in the *entropy rate* of the generator
 - Entropy = true information rate (in bit/sec), can be lower then the actual bitrate of the random number generator
 - Example: Assume an RNG that produces three events A,B,C encoded with two bits

	symbol	probability	bitpattern
RNG —	A	P(A) = 1/2	00
	\rightarrow B	P(B) = 1/4	01
	→ C	P(C) = 1/4	10

E.g. ABACAABC... is encoded as 0001001000000110...

So this bitstream has much more '0' then '1'. It has a bias. Patrick Schaumont

- Problem #1: it can have bias
 - Meaning: a certain number occurs more often then others
 - Expressed in the *entropy rate* of the generator
 - Entropy = true information rate (in bit/sec), can be lower then the actual bitrate of the random number generator
 - Example: Assume an RNG that produces three events A,B,C encoded with two bits

la add a se

	symbol	probability	better
	7 A	P(A) = 1/2	0
RNG _	\rightarrow B	P(B) = 1/4	10
	✓ C	P(C) = 1/4	11

E.g. ABACAABC... is encoded as 010011001011...


In this bitstream, the number of '1' and '0' are balanced.

- □ Problem #1: it can have bias
 - Do LFSR have a bias ?

- □ Problem #1: it can have bias
 - Do LFSR have a bias ?
 - Yes, they have a small bias because the all-zero state never appears.
 - However, for a very long LFSR, the bias becomes negligible

- Problem #2: it can be predicted
 - Not when truly random phsysical phenomena
 - But, if it is a Pseudo RNG (like an LFSR), it is a deterministic sequence.
 - Is this really a problem? Yes!
 - Don't want to use a predictable RNG for dealing cards, driving a slot machine, ... (at least not if you own the place).
 - Don't want to use predicatable RNG in security. Predicability = weakness

- Problem #2: it can be predicted
 - The real issue for PRNG is: can the value of bit N+1 be predicted when someone observes the first N bits.



LFSR are *very* predictable ...

- Predicting the next output bit is equivalent to knowing the feedback pattern of the LFSR and the states of all LFSR flip-flops.
- Mathematicians (Berlekamp-Massey) found that:
 - Given an N-bit LFSR with unknown feedback pattern, then only 2N bits are needed to predict bit 2N + 1
- □ So let's say we have and 8-bit LFSR, then we need only 16 bits of the RNG stream before it becomes predicatble
- □ LFSR are *unsuited* for everything that should be unpredictable


To be unpredictable, the LFSR should be long

Solution 1


Use a maximal-length
$$P(x) = x^N + ... + 1$$
 with $N >>> (E.g. 65,536)$

Very expensive to make! 64K flip-flops ..

Solution 2: Non-linear Combination Generator




Example design by Tkacik, 2002



ECE 4514 Digital Design II Lecture 6: A Random Number Generator in Verilog Patrick Schaumont Spring 2008

Example design by Tkacik, 2002


- □ 43-bit LFSR defined by
 - $P(X) = X^43 + X^41 + X^20 + X + 1 => 3XOR, 43 taps$
 - Maximal Length: 2⁴³-1
 - Bias ~ 2^-43 (because all-zero pattern cannot appear)
- □ 37-bit cellular automata shift register
 - Combines previous and next statereg into current state reg
 - Similar to 37 intertwined state machines (automata)
 - Maximal Length: 2³⁷-1
 - Bias ~ 2^-37



ECE 4514 Digital Design II Lecture 6: A Random Number Generator in Verilog

Sample Implementation

- On opencores you can find an implementation of Tkacik's design - assigned reading of today
 - (this design has a few minor differences with the spec written by Tkacik - but OK for our purpose)



Module interface

```
module rng(clk,reset,loadseed_i,seed_i,number_o);
input clk;
input reset;
input loadseed i;
input [31:0] seed_i;
output [31:0] number_o;
reg [31:0] number_o;
reg [42:0] LFSR_reg; // internal state
reg [36:0] CASR_reg; // internal state
always (.. CASR ..)
always (.. LFSR ..)
always (.. combine outputs ..)
```

endmodule

LFSR Part

```
reg[42:0] LFSR_varLFSR; // temporary working var
always @(posedge clk or negedge reset)
  begin
  if (!reset )
    begin
    end
  else
    begin
    if (loadseed_i )
       begin
       end
    else
       begin
       end
    end
  end
```

LFSR Part

```
reg[42:0] LFSR_varLFSR; // temporary working var
always @(posedge clk or negedge reset)
  begin
  if (!reset )
     begin
     LFSR\_reg = (1);
     end
                                      assemble bits
  else
     begin
       if (loadseed_i )
                                     LFSR varLFSR
        begin
       LFSR varLFSR [42:32]=0;
                                       LFSR_reg
       LFSR_varLFSR [31:0]=seed_i ;
        LFSR_reg = (LFSR_varLFSR );
        end
      else
        begin
        end
```

ECE 4514 Digital Designand
Lecture 6: A Random Number Generator in Verilog

LFSR Part

```
reg[42:0] LFSR_varLFSR; // temporary working var
reg outbitLFSR; // temporary working var
always @(posedge clk or negedge reset)
                                              LFSR_reg
  begin
  if (!reset )
                                            LFSR varLFSR
  else
      begin
        if (loadseed i )
                                            LFSR varLFSR
       else
        begin
                                               LFSR reg
        LFSR_varLFSR = LFSR_req;
        LFSR varLFSR [42] = LFSR varLFSR [41];
        outbitLFSR = LFSR varLFSR [42];
        LFSR_varLFSR [42] = LFSR_varLFSR [41];
        LFSR varLFSR [41] = LFSR varLFSR [40] \(^o\)outbitLFSR ;
         // some lines skipped ...
         LFSR varLFSR [0] = LFSR varLFSR [42];
         LFSR req = LFSR varLFSR;
        end
     end
```

CASR Part (similar ...)

```
//CASR:
reg[36:0] CASR_varCASR, CASR_outCASR;
always @(posedge clk or negedge reset)
   begin
   if (!reset )
      begin
      end
   else
      begin
      if (loadseed_i )
         begin
         end
      else
         begin
         end
      end
   end
```

CASR Part (similar ...)

```
//CASR:
reg[36:0] CASR_varCASR, CASR_outCASR; // temp
always @(posedge clk or negedge reset)
   begin
   if (!reset )
      begin
      CASR req = 1;
      end
   else
      begin
      if (loadseed_i )
         begin
         CASR varCASR [36:32] = 0;
         CASR_varCASR [31:0] = seed_i ;
         CASR_reg = (CASR_varCASR );
         end
      else
         begin
         end
```

ECE 4514 Digital Design II
Lecture 6: A Rancen dumber Generator in Verilog


CASR Part (similar ...)

```
//CASR:
reg[36:0] CASR_varCASR, CASR_outCASR; // temp
always @(posedge clk or negedge reset)
  begin
   if (!reset )
  else
     begin
      if (loadseed i )
      else
        begin
         CASR_varCASR = CASR_reg ;
         CASR_outCASR [36] = CASR_varCASR [35] CASR_varCASR [0];
         CASR_outCASR [35] = CASR_varCASR [34] ^CASR_varCASR [36];
         // ... some lines skipped
         CASR_reg
                          = CASR outCASR;
         end
      end
   end
```


Combine outputs

```
always @(posedge clk or negedge reset)
  begin
  if (!reset )
    begin
    number_o = (0);
  end
  else
    begin
    number_o = (LFSR_reg [31:0]^CASR_reg[31:0]);
  end
  end
end
```

Simulation ...




Simulation (looking at the state registers)




ECE 4514 Digital Design II Lecture 6: A Random Number Generator in Verilog

Synthesis ..



Place and Route ..



Summary

- Random number generators
 - Many useful applications
- Linear Feedback Shift Registers: PRNG
 - Fibonacci and Galois
 - Maximal-length LFSR
 - Structural Verilog Model
- □ Flaws of Random Number Generators
 - Bias
 - Predictability
- Nonlinear Combination Generator
 - Design by Tkacik
 - Behavioral Verilog Model