Digital Design and Computer Organization Laboratory UE23CS251A

3rd Semester, Academic Year 2024-25 TEAM NO.-09

Date:20/11/2024

Name:	SRN:	Section:
M Niranjan	PES2UG23CS308	E
Keerthan P.V	PES2UG23CS272	
Mallikarjun K	PES2UG23CS321	
Mahesh I.A	PES2UG23CS316	

Problem Statement:

- 1. Design a iverilog code for ALU, register file and concatenate Alu –Reg for
- 8 bit processor which will take 2 bit op code to perform only logical (and ,or, nand ,nor) operation
- Memory should have 8 register of each size of eight bit and save the result in one of the register and perform read operation to know the output.

(a) alu_register_file.v

```
module ALU (
input [1:0] opcode,
input [7:0] A,
input [7:0] B,
output [7:0] result
          assign result = (opcode == 2'b00) ? (A & B) : (opcode == 2'b01) ? (A | B) : (opcode == 2'b10) ? ~(A & B) : (opcode == 2'b11) ? ~(A | B) : 8'b0000000;
 endmodule
module RegisterFile (
input clk,
input [2:0] write_reg,
input [7:0] write_data,
input write_enable,
input [2:0] read_reg,
output [7:0] read_data
           reg [7:0] registers [7:0];
           always @(posedge clk) begin
   if (write_enable) begin
       registers[write_reg] <= write_data;</pre>
           end
          assign read_data = registers[read_reg];
 endmodule
 module Processor (
          ule Processor (
input clk,
input [1:0] opcode,
input [7:0] A,
input [7:0] B,
input [2:0] write_reg,
input write_enable,
input [2:0] read_reg,
output [7:0] read_data
           wire [7:0] alu_result;
           ALU alu_inst (
                      .opcode(opcode),
.A(A),
.B(B),
.result(alu_result)
          RegisterFile regfile_inst (
.clk(clk),
.write_reg(write_reg),
.write_data(alu_result),
.write_enable(write_enable),
.read_reg(read_reg),
.read_data(read_data)
 );
endmodule
```

(b) tb_ alu_register_file.v

```
module Testbench;
reg clk;
reg [1:0] opcode;
reg [7:0] A, B;
reg [2:0] write_reg, read_reg;
reg write_enable;
wire [7:0] read_data;
           Processor proc (
.clk(clk),
.opcode(opcode),
                      .opcode(opcode),
.A(A),
.B(B),
.write_reg(write_reg),
.write_enable(write_enable),
.read_reg(read_reg),
.read_data(read_data)
            initial begin
                       clk = 0;
forever #5 clk = ~clk;
           initial begin
  $dumpfile("testbench.vcd");
  $dumpvars(0, Testbench);
                      $monitor("At time %t, opcode = %b, A = %b, B = %b, write_reg = %b, read_reg = %b, read_data = %b",
$time, opcode, A, B, write_reg, read_reg, read_data);
                     opcode = 2'b00;
A = 8'b10101010;
B = 8'b11001100;
write_reg = 8'b001;
write_enable = 1;
                      read_reg = 8'b001;
write_enable = 0;
#10;
                      opcode = 2'b01;
A = 8'b10101010;
B = 8'b11001100;
write_reg = 8'b010;
write_enable = 1;
                       #10;
                      read_reg = 8'b010;
write_enable = 0;
                       #10;
                     opcode = 2'b10;
A = 8'b10101010;
B = 8'b11001100;
write_reg = 8'b011;
write_enable = 1;
                      read_reg = 8'b011;
write_enable = 0;
#10;
                      opcode = 2'b11;
A = 8'b10101010;
B = 8'b11001100;
write_reg = 8'b100;
write_enable = 1;
#10:
                       #10;
                     read reg = n'bell;
erite_enable = 0;
#10;
                     opcode = 1'bli;
A = 8'blelete;
S = 8'bleetee;
write_reg = 8'blee;
write_mable = 1;
ele;
                      read_reg = 8°b100;
write_enable = 0;
*10;
                     $finish;
```

(c).vvp output

(d)gtkwaveform





