# Digital Design and Computer Organization Laboratory UE23CS251A

# 3<sup>rd</sup> Semester, Academic Year 2024-25

Date:29/10/2024

Name: Keerthan P.V SRN: PES2UG23CS272 Section:E

Week: 7 Program Number: 1

Title of the Program

# INTEGRATION OF ALU AND REG FILE TO FORM REG ALU.

AIM: TO CONSTRUCT A REGISTER FILE, FROM WHICH TWO 16-BIT VALUES CAN BE READ, AND TO WHICH ONE 16-BIT VALUE WRITTEN, EVERY CLOCK CYCLE. THE REGISTER FILE THUS NEEDS TO BE INTEGRATED WITH THE ALU

THE TWO READ OUTPUTS AND THE WRITE INPUT OF THE OF THE REGISTER FILE IMPLEMENTED NEED TO BE CONNECTED RESPECTIVELY TO THE TWO INPUTS AND ONE OUTPUT OF THE ALU

1: Paste the Screen Shot of the source code, test bench in reg\_alu.v

# Main file code:

```
module dfrl_16(input wire clk,reset,load, dfrl f0(clk,reset,load,in[0],out[0]); dfrl f1(clk,reset,load,in[1],out[1]); dfrl f2(clk,reset,load,in[2],out[2]); dfrl f3(clk,reset,load,in[3],out[3]); dfrl f4(clk,reset,load,in[5],out[5]); dfrl f5(clk,reset,load,in[5],out[5]); dfrl f6(clk,reset,load,in[6],out[6]); dfrl f7(clk,reset,load,in[6],out[6]); dfrl f8(clk,reset,load,in[0],out[0]); dfrl f9(clk,reset,load,in[0],out[0]); dfrl f10(clk,reset,load,in[10],out[10]); dfrl f11(clk,reset,load,in[11],out[11]); dfrl f13(clk,reset,load,in[12],out[12]); dfrl f13(clk,reset,load,in[13],out[13]); dfrl f15(clk,reset,load,in[14],out[14]); dfrl f15(clk,reset,load,in[15],out[15]);
    module dfrl_16(input wire clk, reset, load, input wire[15:0]in, output wire[15:0]out);
   dfrl f15(clk,reset,load,in[15],out[15]);
    endmodule
    module reg_file(input wire clk,reset,wr,input wire[0:2]rd_addr_a,rd_addr_b,wr_addr,input wire[0:15]d_in,output wire[0:15]d_out_a,d_out_b);
  wire[0:7]Ioaut_0,dout_1,dout_2,dout_3,dout_4,dout_5,dout_6,dout_7;
demux8 demux8 @(wr,wr_addr[2],wr_addr[1],wr_addr[0],load);
dfrl_16 dfrl_16_0(clk,reset,load[0],d_in,dout_0);
dfrl_16 dfrl_16_1(clk,reset,load[1],d_in,dout_1);
dfrl_16 dfrl_16_2(clk,reset,load[2],d_in,dout_2);
   dfrl_16 dfrl_16_3(clk,reset,load[3],d_in,dout_3);
dfrl_16 dfrl_16_4(clk,reset,load[4],d_in,dout_4);dfrl_16 dfrl_16_5(clk,reset,load[5],d_in,dout_5);
  dfrl_16 dfrl_16_6(clk,reset,load[6],_din,dout_6);
dfrl_16 dfrl_16_6(clk,reset,load[6],_din,dout_6);
dfrl_16 dfrl_16_7(clk,reset,load[7],d_in,dout_7);
mux8_16 mux8_16_9(dout_0,dout_1,dout_2,dout_3,dout_4,dout_5,dout_6,dout_7,rd_addr_a,d_out_a);
mux8_16 mux8_16_10(dout_0,dout_1,dout_2,dout_3,dout_4,dout_5,dout_6,dout_7,rd_addr_b,d_out_b);
     endmodule
    module mux8_16(input wire[0:15]i0,i1,i2,i3,i4,i5,i6,i7,input wire[0:2]j,output wire[0:15]o);
mux8 mux8_0({i0[0],i1[0],i2[0],i3[0],i4[0],i5[0],i6[0],i7[0]},j[0],j[1],j[2],o[0]);
mux8 mux8_1({i0[1],i1[1],i2[1],i3[1],i4[1],i5[1],i6[1],i7[1]},j[0],j[1],j[2],o[1]);
mux8 mux8_2({i0[2],i1[2],i2[2],i3[2],i4[2],i5[2],i6[2],i7[2]},j[0],j[1],j[2],o[2]);
mux8 mux8_3({i0[3],i1[3],i2[3],i3[3],i4[3],i5[3],i6[3],i7[3]},j[0],j[1],j[2],o[3]);
mux8 mux8_4({i0[4],i1[4],i2[4],i3[4],i4[4],i5[4],i6[4],i7[4],j[0],j[1],j[2],o[4]);
mux8 mux8_5({i0[5],i1[5],i2[5],i3[5],i4[5],i5[5],i6[6],i7[5],j[0],j[1],j[2],o[5]);
mux8 mux8_5({i0[6],i1[6],i2[6],i3[6],i4[6],i5[6],i6[6],i7[6]},j[0],j[1],j[2],o[6]);
mux8 mux8_7({i0[7],i1[7],i2[7],i3[7],i4[7],i5[7],i6[7],i7[7],j[0],j[1],j[2],o[8]);
mux8 mux8_9({i0[9],i1[9],i2[9],i3[9],i4[9],i5[9],i6[9],i7[9],j[0],j[1],j[2],o[9]);
mux8 mux8_10({i0[10],i1[0],i2[10],i3[10],i4[10],i5[10],i6[10],i7[10],j[0],j[1],j[2],o[10]);
mux8 mux8_11({i0[11],i1[1],i2[1],i3[11],i4[11],i5[11],i6[11],i7[11],j[0],j[1],j[2],o[11]);
mux8 mux8_2({i0[12],i1[2],i3[2],i3[2],i4[2],i5[2],i4[2],i3[2],i4[2],i5[2],i4[2],i3[2],i4[2],i5[2],i4[2],i4[2],i3[2],i4[2],i5[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2],i4[2]
 womouse module mux2_16(input wire[15:0]10,11, mux2 mux2_0(i0[0],11[0],j,o[0]); mux2 mux2_1(i0[1],11[0],j,o[1]); mux2 mux2_1(i0[1],11[2],j,o[2]); mux2 mux2_2(i0[2],11[2],j,o[2]); mux2 mux2_2(i0[2],11[2],j,o[3]); mux2 mux2_2(i0[4],11[4],j,o[4]); mux2 mux2_1(i0[4],11[4],j,o[4]); mux2 mux2_1(i0[6],11[6],j,o[6]); mux2 mux2_1(i0[6],11[6],j,o[6]); mux2_mux2_1(i0[6],11[0],j,o[6]); mux2_mux2_1(i0[6],11[0],j,o[6]); mux2_mux2_1(i0[6],11[0],j,o[6]); mux2_mux2_1(i0[6],11[0],j,o[6]); mux2_mux2_1(i0[6],11[0],j,o[6]); mux2_mux2_1(i0[6],11[1],j,o[11]); mux2_mux2_1(i0[6],11[1],j,o[11]); mux2_mux2_1(i0[6],11[11],j,o[11]); mux2_mux2_1(i0[6],11[11],j,o[11]); mux2_mux2_1(i0[6],11[11],j,o[11]); mux2_mux2_1(i0[6],11[11],j,o[11]); mux2_mux2_1(i0[6],11[11],j,o[11]); mux2_mux2_1(i0[6],11[11],j,o[11]); mux2_mux2_1(i0[6],11[11],j,o[11]); endmodule
     module register(input wire clk,reset,sel,wr,input wire[1:0]op,input wire[2:0]rd_addr_a,rd_addr_b,wr_addr,input wire[15:0]d_in,output wire [15:0]d_out_a,d_out_b,output wire cout);
wire [15:0]d_in_alu,d_in_reg;
   whre [13.9]s_me,
wire cout 0;
alu alu 0(op,d out a,d_out b,d_in_alu,cout);
reg_file reg_file_0(clk,reset,wr,rd_addr_a,rd_addr_b,wr_addr,d_in_reg,d_out_a,d_out_b);
mux2_16 mux2_16_0(d_in,d_in_alu,sel,d_in_reg);endmodule
```

# Testbench file code:

# 2. Complete the truth table

| sel | wr | ор        | rd_addr_a |    |    | rd_addr_b |    |    | wr_addr |    |    | d_in                 | Output    |
|-----|----|-----------|-----------|----|----|-----------|----|----|---------|----|----|----------------------|-----------|
| 28  | 27 | 26-<br>25 | 24        | 23 | 22 | 21        | 20 | 19 | 18      | 17 | 16 | Bit15<br>to<br>Bit 0 |           |
| 0   | 1  | xx        | X         | X  | х  | х         | X  | X  | 0       | 1  | 1  | AA55                 | Reg3=AA55 |
| 0   | 1  | xx        | X         | X  | х  | x         | X  | X  | 1       | 1  | 1  | 55AA                 | Reg7=55AA |
| 1   | 1  | 00        | 0         | 1  | 1  | 1         | 1  | 1  | 0       | 1  | 0  | XXXX                 | Reg2=FFFF |
| 1   | 1  | 01        | 0         | 1  | 1  | 1         | 1  | 1  | 0       | 1  | 0  | XXXX                 | Reg2=54AB |
| 1   | 1  | 10        | 0         | 1  | 1  | 1         | 1  | 1  | 0       | 1  | 0  | XXXX                 | Reg2=0000 |
| 1   | 1  | 11        | 0         | 1  | 1  | 1         | 1  | 1  | 0       | 1  | 0  | XXXX                 | Reg2=FFFF |

# 3.VVP Output


#### 4. Paste the Screen shot of the GTKWave form

#### I. SCREENSHOT 1:

CASE 1 (Write operation): sel =0,wr=1,Write

Address=011,d\_in=AA55,

Verify in[15:0] of Register 3




#### II. SCREENSHOT 2:

# **CASE 2 (Write operation):**

sel =0,wr=1,Write Address=111,d\_in=55AA,


Verify in[15:0] of Register 7




#### III. SCREENSHOT 3:

# **CASE 3 (Write operation after addition):**

sel =1,wr=1,op=00, rd\_addr\_a=011, rd\_addr\_b=111,wr\_addr= 010 d\_in = XXXX,ALU output=d\_out\_a + d\_out\_b=4567+BA98=FFFF to be written to Reg2




IV. SCREENSHOT 4 **CASE 4(Write operation after subtraction):**sel =1,wr=1,op=01, rd\_addr\_a=010, rd\_addr\_b=111,wr\_addr= 010
d\_in = XXXX,ALU output=Reg3-Reg7=AA55-55AA=54AB to be




#### V. SCREENSHOT 5:

# **CASE 5(Write operation after AND operation):**

sel =1,wr=1,op=10, rd\_addr\_a=011, rd\_addr\_b=111,wr\_addr= 010 d\_in = XXXX,ALU output=Reg3 and Reg 7=AA55 And 55AA=0000 to be written to Reg2



VI. SCREENSHOT 6 CASE 6(Write operation after AND operation): sel =1,wr=1,op=11, rd\_addr\_a=011, rd\_addr\_b=111,wr\_addr= 010 d\_in = XXXX,ALU output=Reg3 OR Reg 7=AA55 OR 55AA=FFFF to be written to Reg2



# **Disclaimer:**

- The programs and output submitted is duly written, verified and executed my me.
- I have not copied from any of my peers nor from the external resource such as internet.
- If found plagiarized, I will abide with the disciplinary action of the University.

Signature: Keerthan P.V

Name: Keerthan P.V

SRN: PES2UG23CS272

Section: E

Date: 29/10/2024