Digital Design and Computer Organisation Laboratory UE23CS251A

3rd Semester, Academic Year 2024-25

Date: 16-10-2024

Name: Keerthan P.V SRN:PES2UG23CS272 Section E

Week:6 Program Number:1

WRITE A VERILOG PROGRAM TO CONSTRUCT A REGISTER FILE, FROM WHICH TWO 16-BIT VALUES CAN BE READ, AND TO WHICH ONE 16-BIT VALUE WRITTEN, EVERY CLOCK CYCLE. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE TRUTH TABLE.

I. Verilog Code and Test Bench Code1.library file code:

```
module invert (input wire i, output wire o);
  assign o = !i;
module and2 (input wire i0, i1, output wire o);
  assign o = i0 & i1;
endmodule
module or2 (input wire i0, i1, output wire o);
  assign o = i0 | i1;
endmodule
module xor2 (input wire i0, i1, output wire o);
  assign o = i0 ^ i1;
endmodule
module nand2 (input wire i0, i1, output wire o);
wire t;
and2 and2_0 (i0, i1, t);
invert invert_0 (t, o);
endmodule
module nor2 (input wire i0, i1, output wire o);
    wire t;
or2 or2_0 (i0, i1, t);
invert invert_0 (t, o);
endmodule
module xnor2 (input wire i0, i1, output wire o);
    wire t;
xor2 xor2_0 (i0, i1, t);
invert invert_0 (t, o);
module and3 (input wire i0, i1, i2, output wire o);
    wire t;
and2 and2_0 (i0, i1, t);
and2 and2_1 (i2, t, o);
endmodule
module or3 (input wire i0, i1, i2, output wire o);
wire t;
or2 or2_0 (i0, i1, t);
or2 or2_1 (i2, t, o);
endmodule
module nor3 (input wire i0, i1, i2, output wire o);
wire t;
or2 or2_0 (i0, i1, t);
nor2 nor2_0 (i2, t, o);
endmodule
module nand3 (input wire i0, i1, i2, output wire o);
wire t;
and2 and2_0 (i0, i1, t);
nand2 nand2_1 (i2, t, o);
endmodule
module xor3 (input wire i0, i1, i2, output wire o);
   wire t;
xor2 xor2_0 (i0, i1, t);
xor2 xor2_1 (i2, t, o);
module xnor3 (input wire i0, i1, i2, output wire o);
wire t;

xor2 xor2_0 (i0, i1, t);

xnor2 xnor2_0 (i2, t, o);

endmodule
module mux2 (input wire i0, i1, j, output wire o);
  assign o = (j==0)?i0:i1;
endmodule
```

```
module xnor3 (input wire i0, i1, i2, output wire o);
wire t;

xor2 xor2_0 (i0, i1, t);

xnor2 xnor2_0 (i2, t, o);

endmodule
module mux2 (input wire i0, i1, j, output wire o);
  assign o = (j==0)?i0:i1;
endmodule
module mux4 (input wire [0:3] i, input wire j1, j0, output wire o); wire t0, t1; mux2 mux20 (i[0], i[1], j1, t0); mux2 mux2_1 (i[2], i[3], j1, t1); mux2 mux2_2 (t0, t1, j0, o); endmodule
module mux8 (input wire [0:7] i, input wire j2, j1, j0, output wire o);
wire t0, t1;
mux4 mux4_0 (i[0:3], j2, j1, t0);
mux4 mux4_1 (i[4:7], j2, j1, t1);
mux2 mux2_0 (t0, t1, j0, o);
and module
 endmodule
 module demux2 (input wire i, j, output wire o0, o1);
assign o0 = (j==0)?i:1'b0;
assign o1 = (j==1)?i:1'b0;
 module demux4 (input wire i, j1, j0, output wire [0:3] o);
 wire t0, t1;

demux2 demux2_0 (i, j1, t0, t1);

demux2 demux2_1 (t0, j0, o[0], o[1]);

demux2 demux2_2 (t1, j0, o[2], o[3]);

endmodule
module demux8 (input wire i, j2, j1, j0, output wire [0:7] o);
wire t0, t1;
demux2 demux2_0 (i, j2, t0, t1);
demux4 demux4_0 (t0, j1, j0, o[0:3]);
demux4 demux4_1 (t1, j1, j0, o[4:7]);
 endmodule
module df (input wire clk, in, output wire out);
  reg df_out;
  always@(posedge clk) df_out <= in;
  assign out = df_out;
endmodule</pre>
 module dfr (input wire clk, reset, in, output wire out);
wire reset, df_in;
wire reset, df_in;
invert invert 0 (reset, reset);
and2 and2 0 (In, reset_, df_in);
df df 0 (clk, df_in, out);
endmodule
 module dfrl (input wire clk, reset, load, in, output wire out);
wire _in;

wire _in;

mux2 mux2_0(out, in, load, _in);

dfr dfr_1(clk, reset, _in, out);

endmodule
```

2. Main file code:

```
module dfrl_16(input wire clk, reset, load, input dfrl dfrl_8(clk, reset, load, in[0], out[0]); dfrl dfrl_9(clk, reset, load, in[1], out[1]); dfrl dfrl_1(clk, reset, load, in[1], out[1]); dfrl dfrl_2(clk, reset, load, in[3], out[3]); dfrl dfrl_4(clk, reset, load, in[4], out[4]); dfrl dfrl_5(clk, reset, load, in[5], out[5]); dfrl dfrl_5(clk, reset, load, in[6], out[6]); dfrl dfrl_7(clk, reset, load, in[6], out[6]); dfrl dfrl_9(clk, reset, load, in[9], out[9]); dfrl dfrl_9(clk, reset, load, in[9], out[9]); dfrl dfrl_10(clk, reset, load, in[10], out[10]); dfrl dfrl_11(clk, reset, load, in[11], out[11]); dfrl dfrl_12(clk, reset, load, in[12], out[13]); dfrl dfrl_14(clk, reset, load, in[14], out[13]); dfrl dfrl_14(clk, reset, load, in[14], out[13]); dfrl dfrl_14(clk, reset, load, in[14], out[14]); dfrl dfrl_15(clk, reset, load, in[14], out[14]); endmodule
               odule dfrl_16(input wire clk,reset,load,input wire [0:15]in,output wire [0:15]out);
module mux2_16(input wire [15:0]i0,i1,input wire j,output wire [15:0]o);
mux2 mux2_9(i0[0],i1[0],j,o[0]);
mux2 mux2_1(i0[1],i1[1],j,o[1]);
mux2 mux2_1(i0[2],i1[2],j,o[2]);
mux2 mux2_1(i0[2],i1[3],j,o[3]);
mux2 mux2_1(i0[3],i1[3],j,o[3]);
mux2 mux2_1(i0[3],i1[3],j,o[3]);
mux2 mux2_5(i0[5],i1[5],j,o[5]);
mux2 mux2_5(i0[6],i1[6],j,o[6]);
mux2 mux2_1(i0[7],i1[7],j,o[7]);
mux2 mux2_1(i0[7],i1[7],j,o[7]);
mux2 mux2_1(i0[1],i1[0],j,o[1]);
mux2 mux2_1(i0[1],i1[0],j,o[1]);
mux2 mux2_1(i0[1],i1[1],j,o[1]);
mux2 mux2_1(i0[1],i1[1],j,o[1]);
mux2 mux2_1(i0[1],i1[1],j,o[1]);
mux2 mux2_1(i0[1],i1[1],j,o[1]);
mux2_1 mux2_1(i0[1],i1[1],j,o[1]);
mux2_1 mux2_1(i0[1],i1[1],j,o[1]);
mux2_1 mux2_1(i0[1],i1[1],i1[1],j,o[1]);
mux2_1 mux2_1(i0[1],i1[1],i1[1],j,o[1]);
mux2_1 mux2_1(i0[1],i1[1],i1[1],j,o[1]);
endmodule
module mux8 16(input wire [0:15]i0,i1,12,i3,i4,i5,i6,i7,input wire [0:2]j,output wire [0:15]o);
mux8 mux8 0(i0[0],i1[0],i2[0],i3[0],i4[0],i5[0],i5[0],i7[0]),j[0],j[1],j[2],o[0]);
mux8 mux8 2(i0[0],i1[0],i2[1],i3[1],i4[1],i5[1],i6[1],i7[1]),j[0],j[1],j[2],o[1]);
mux8 mux8 2(i0[0],i1[2],i2[2],i3[2],i4[2],i5[2],i5[2],i7[2]),j[0],j[1],j[2],o[1]);
mux8 mux8 3(i0[0],i1[3],i2[3],i3[3],i3[3],i5[3],i5[3],i7[3]),j[0],j[1],j[2],o[3]);
mux8 mux8 4(i0[4],i1[4],i2[4],i3[4],i4[4],i5[4],i5[4],i7[4]),j[0],j[1],j[2],o[4]);
mux8 mux8 5(i0[5],i1[5],i2[5],i3[5],i4[5],i5[5],i5[5],i7[5]),j[0],j[1],j[2],o[5]);
mux8 mux8 5(i0[6],i1[6],i2[6],i3[6],i4[6],i5[6],i6[6],i7[6]),j[0],j[1],j[2],o[6]);
mux8 mux8 7(i0[7],i1[7],i2[7],i3[7],i4[7],i5[7],i7[7]),j[0],j[1],j[2],o[6]);
mux8 mux8 8(i0[8],i1[8],i2[8],i3[8],i3[8],i5[8],i5[8],i5[8],i7[8],j[9],j[1],j[2],o[8]);
mux8 mux8 9(i0[9],i1[9],i2[9],i3[9],i4[9],i5[9],i6[9],i7[9],i0[1],j[2],o[1],i2],o[1]);
mux8 mux8 10(i0[0],i1[0],i2[0],i3[0],i4[0],i5[0],i5[0],i7[0],j[0],j[1],j[2],o[1]);
mux8 mux8 11(i0[1],i1[1],i2[1],i3[1],i4[1],i5[1],i6[1],i7[1]),j[0],j[1],j[2],o[1]);
mux8 mux8 12(i0[1],i1[1],i2[1],i3[1],i4[1],i5[1],i6[1],i7[1]),j[0],j[1],j[2],o[1]);
mux8 mux8 14(i0[1],i1[1],i2[1],i3[1],i4[1],i5[1],i6[1],i7[1]),i[0],j[1],j[2],o[1]);
mux8 mux8 14(i0[1],i1[1],i2[1],i3[1],i4[1],i5[1],i6[1],i7[1]),i7[1],j[1],j[1],i7[1],o[1]);
mux8 mux8 14(i0[1],i1[1],i2[1],i3[1],i4[1],i5[1],i5[1],i6[1],i7[1]),j[0],j[1],j[2],o[1]);
mux8 mux8 14(i0[1],i1[1],i2[1],i3[1],i4[1],i5[1],i5[1],i6[1],i7[1]),j[0],j[1],j[2],o[1]);
endmodule
     module reg_file(input wire clk,reset,wr,input wire [0:2]rd_addr_a,rd_addr_b,wr_addr,input wire [0:15]d_in,output wire [0:15]d_out_a,d_out_b);
wire [0:7]load;
wire [0:15]dout_0,dout_1,dout_2,dout_3,dout_4,dout_5,dout_6,dout_7;
   dfnl_16 dfnl_16.9(clk,resst,load[0],d_in,dout_0);
dfnl16 dfnl_16.1(clk,resst,load[1],d_in,dout_1);
dfnl16 dfnl_16.2(clk,resst,load[2],d_in,dout_2);
dfnl_16 dfnl_16.3(clk,resst,load[3],d_in,dout_0);
dfnl_16 dfnl_16.4(clk,resst,load[4],d_in,dout_4);
dfnl_16 dfnl_16.5(clk,resst,load[5],d_in,dout_5);
dfnl_16 dfnl_16.5(clk,resst,load[6],d_in,dout_6);
dfnl_16 dfnl_16.7(clk,resst,load[7],d_in,dout_7);
demux8 demux8_0(wr,wr_addn[2],wr_addn[1],wr_addn[0],load);
       mux8_16 mux8_16_9(dout_0,dout_1,dout_2,dout_3,dout_4,dout_5,dout_6,dout_7,rd_addr_a,d_out_a);
mux8_16 mux8_16_10(dout_0,dout_1,dout_2,dout_3,dout_4,dout_5,dout_6,dout_7,rd_addr_b,d_out_b);
```

3.testbench code file:


```
'timescale 1 ms / 100 ps
'define TESTVECS 6

module reg_th;
reg (2k, rets, rr);
reg (2k, rr);
reg (2
```

II. Verilog VVP Output Screen Shot

```
C:\iverilog\bin>vpt test
VCD info: dumpfile reg_tb.vcd opened for output.
0Clk=0, Reset=1, Wr=0, Rd. Add_A=0, Rd_Add_B=0, In=0000, Out_A=xxxx, Out_B=xxxx
5Clk=1, Reset=1, Wr=0, Rd. Add_A=0, Rd_Add_B=0, In=0000, Out_A=00000, Out_B=00000
10Clk=0, Reset=1, Wr=0, Rd. Add_A=0, Rd_Add_B=0, In=0000, Out_A=00000, Out_B=00000
13Clk=0, Reset=0, Wr=0, Rd. Add_A=0, Rd_Add_B=0, In=0000, Out_A=00000, Out_B=00000
15Clk=1, Reset=0, Wr=0, Rd. Add_A=0, Rd_Add_B=0, In=0000, Out_A=00000, Out_B=00000
16Clk=1, Reset=0, Wr=1, Rd_Add_A=x, Rd_Add_B=x, In=cdef, Out_A=00000, Out_B=00000
20Clk=0, Reset=0, Wr=1, Rd_Add_A=x, Rd_Add_B=x, In=cdef, Out_A=00000, Out_B=00000
25Clk=1, Reset=0, Wr=1, Rd_Add_A=x, Rd_Add_B=x, In=cdef, Out_A=xxxx, Out_B=xxxx
36Clk=1, Reset=0, Wr=1, Rd_Add_A=x, Rd_Add_B=x, In=3210, Out_A=xxxxx, Out_B=xxxx
36Clk=1, Reset=0, Wr=1, Rd_Add_A=3, Rd_Add_B=7, In=4567, Out_A=cdef, Out_B=3210
46Clk=0, Reset=0, Wr=1, Rd_Add_A=3, Rd_Add_B=7, In=4567, Out_A=cdef, Out_B=3210
45Clk=1, Reset=0, Wr=1, Rd_Add_A=1, Rd_Add_B=5, In=ba98, Out_A=00000, Out_B=4567
56Clk=1, Reset=0, Wr=1, Rd_Add_A=1, Rd_Add_B=5, In=ba98, Out_A=00000, Out_B=4567
56Clk=1, Reset=0, Wr=0, Rd_Add_A=1, Rd_Add_B=5, In=xxxxx, Out_A=00000, Out_B=4567
56Clk=1, Reset=0, Wr=0, Rd_Add_A=1, Rd_Add_B=5, In=xxxxx, Out_A=00000, Out_B=4567
56Clk=1, Reset=0, Wr=0, Rd_Add_A=1, Rd_Add_B=5, In=xxxxx, Out_A=00000, Out_B=4567
56Clk=1, Reset=0, Wr=0, Rd_Add_A=0, Rd_Add_B=0, In=xxxxx, Out_A=00000, Out_B=4567
56Clk=1, Reset=0, Wr=0, Rd_Add_A=0, Rd_Add_B=0, In=xxxxx, Out_A=00000, Out_B=4567
56Clk=1, Reset=0, Wr=0, Rd_Add_A=0, Rd_Add_B=0, In=xxxxx, Out_A=ba98, Out_B=ba98
36Clk=0, Reset=0, Wr=0, Rd_Add_A=0, Rd_Add_B=0, In=xxxxx, Out_A=ba98, Out_B=ba98
106Clk=0, Rese
```

III. GTKWAVE Screenshot



Disclaimer:

- The programs and output submitted is duly written, verified and executed by me.
- I have not copied from any of my peers nor from the external resource such as internet.
- If found plagiarized, I will abide with the disciplinary action of the University.

Signature: Keerthan P.V

Name: Keerthan P.V

SRN: PES2UG23CS272

Section: E

Date: 16-10-2024