# Microprocessor and Computer Architecture Laboratory UE23CS251B

#### 4th Semester, Academic Year 2024-25

Date: 29/03/2025

Name: Keerthan P.V	SRN: PES2UG23CS272	Section :4E
Week#8	Exercise:1	

1. Use PARACACHE SIMULATOR for the exercise below given the following configuration .

Consider a direct mapped cache of size 16 bytes with block size 4 bytes. The size of main memory is 256 bytes. Find Number of bits in tag, index and offset.


The processor generates requests as follows

1,4,8,5,14,11,13,38,9,B,4,2B,5,6,9,11.

Find hit rate and miss rate.

Include One Screenshot(for Write Back Cache) with

- i) Cache Address Table showing the splitup of the address fields for the requests generated by the processor
- ii) Screenshot showing the Cache Table
- iii) Screenshot showing hit and miss rates



2. Use PARACACHE SIMULATOR for the exercise below given the following configuration .

Consider a direct mapped cache of size 16 KB with block size 256 bytes. The size of main memory is 128 KB. Find Number of bits in tag. Randomly generate 10 addresses and find hit rate and miss rate.

Include One Screenshot(for Write Back Cache) with

- i) Cache Address Table showing the splitup of the address fields for the requests generated by the processor
- ii) Screenshot showing the Cache Table
- iii) Screenshot showing hit and miss rates

ParaCache							
Write Policies					□ DIRECT MAPPED CACHE		
	○ Write Through						
Write On Allocate	○ Wirite Around	Instruction Breakdown     Issues     Issues     Instruction Breakdown     Issues     Issu					
Cache Size (power et 2)	18384	010 3 bit	010010 5 bit		9 Not 0 20 W 1 0 20 W 2 0 20 W 3 0 20 W 4 0 20 W 5 0 20 W 7 0 20 W 8 0 20 W	92 W.B. 6. 92 W.C. 8. 92 W.C. 8. 92 W.E. 8. 92 W.F. 8. 92 W. 10 8. 92 W. 11 8. 92 W. 12 8. 92 W. 13 8. 40 W.B. 93 W.B. 8. 93 W.F. 8. 93 W. 10 8. 93 W. 11 8. 93 W. 12 8. 93 W. 13 8. 40 W.B. 93 W.B. 9	
Memory Size (see et 2)	131072				ENWO ENWI ENW2 ENWS ENWS ENWS ENWS ENWS ENWS ENWS ENWS		
Offset Bits	8				4	<b>→</b>	
Reset	Submit	■ Cache Table					
Instruction		Index	Valid	Tag	Data (Hex)	Diny Bit	
Load V interif		0	0		0	0	
List of next 10 Instructions		2	0	- :		0	
Set Nation	Submit	3	0	-	0	0	
	- Anna	4	0		0	0	
Information The cycle has b		5 6	0	- :	0	0	
The cycle has t Please submit an		7	0		0	0	
		8	0		0	0	
		9 10	0	000	0 BLOCK A WORD 0 - 285	0	
Next	Fast Forward	11	1	011	BLOCK CB WORD 0 - 286	0	
Neit	Past Porward	12	0		0	0	
Statletice		13	0	- :	0	0	
HET Plate :	1975	15	0		0	0	
Miss Rate : List of Previous Instructions :	100%	10	0		0	0	
<ul> <li>Load 4A39 [Most]</li> </ul>		17	1	010	BLOCK 91 WORD 0 - 256	0	
Load D1D0 [Mins]		18	1 0	010	BLOCK 92 WORD 0 - 295	0	
Load 1775F (Mass) Load 2254 (Mass)		20	0		0	0	
Load 15843 [Mise]		21	0			0	
Load CB37 (Mos) Load 5143 (Mos)		22 23	0	-	0	0	
Load ABE [Miss] Load 9201 [Miss]		24	1	101	BLOCK 158 WORD 0 - 255	0	
· com out (found		25	0		0	0	
		28 27	0	- :		0	
		20	0	-	0	0	
		29	0		0	0	
		30	0	-	0	0	
		32	0		0	0	
		33	0		0	0	
		34	1	000	BLOCK 22 WORD 0 - 266	0	
		30	0		0	0	
		37	0		0	0	
		58	0		0	0	
		39 40	0	- :	0 0	0	
		41	0		0	0	
		42	0		0	0	
		43	0		0	0 0	
		45	0	-	0	0	
		45	0		0	0	
		47	0		0	0	

Week#	8	Exercise:	3

3. Use PARACACHE SIMULATOR for the exercise below given the following configuration .

A computer system uses 16-bit memory addresses. It has a 2K-byte cache(Write Back) organized in a direct-mapped manner with 64 bytes per cache block. Assume that the size of each memory word is 1 byte.

a) Calculate the number of bits in each of the Tag, Block, and Word fields of the memory address. (One Screenshot)



(b) When a program is executed, the processor reads data sequentially from the following word addresses: .(One Screenshot)


1,4,8,5,14,11,13,38,9,B,4,2B,5,6,9,11.



(c)When a program is executed, the processor reads data sequentially from the following word addresses: .(One Screenshot)

### 128, 144, 2176, 2180, 128, 2176

All the above addresses are shown in decimal values. Assume that the cache is initially empty. For each of the above addresses, indicate whether the cache access will result in a hit or a miss.



Week#	8	Exercise:	4_
4.Use PA	RACACH	HE SIMULATOR for the	exercise below given the
following	configu	uration .	

- a. Direct Mapped Cache Size: 32 words
- b. Memory Size: 131072 words[main memory].
- c. Block Size: 4 words.Use Write back policyAlso, repeat the exercise for Write through policy.

Include One Screenshot(for Write Back Cache) with


- i) Cache Address Table showing the splitup of the address fields for the requests generated by the processor
- ii) Screenshot showing the Cache Table
- iii) Screenshot showing hit and miss rates

Include One Screenshot(for Write Through Cache) with i) Cache Address Table showing the splitup of the address fields for the requests generated by the processor


## ii) Screenshot showing the Cache Table

## iii) Screenshot showing hit and miss rates

### a.Write back cache



## b.Write through cache



Week#	8	Exercise:	5

5.Try using PARACACHE SIMULATOR for the exercise for the following configuration .

Cache Size(Direct Mapped): 32 words

Memory Size: 16-bit memory address


Block Size: 16 words.

Use Write back policy


Also, repeat the exercise for Write through policy.

#### Include One Screenshot for each case with

- i) Cache Address Table showing the splitup of the address fields for the requests generated by the processor
- ii) Screenshot showing the Cache Table
- iii) Screenshot showing hit and miss rates
- a.Write Back cache



b. write Through cache




Week#	8	Exercise:	6

6. Try using PARACACHE SIMULATOR for the exercise for the following configuration .


Consider a fully associative mapped cache of size 16 KB with block size 256 bytes. The size of main memory is 128 KB. Find number of tag bits.

a)Use LRU replacement policy calculate the hit ratio and miss ratio for the following sequence:


b)Use FIFO replacement policy calculate the hit ratio and miss ratio for the following sequence:



#### a.LRU Replacement Policy:



## **b.FIFO** Replacement Policy:



Week#	8	Exercise:	7

7. Try using PARACACHE SIMULATOR for the exercise for the following configuration .

Consider the following cache design: main memory having 32 bytes, cache memory of 8 bytes, block size is 1 byte. Use LRU replacement policy

Using fully associative cache calculate the hit ratio and miss ratio for the following sequence:

0,1,2,3,4,5,6,7,0,1,2,8,10,15,15,12

ParaGache  Replacement Policies							± 500 V 400	PAGE ATTUE DAGUE			 ,,,,,,,	Virtual Memory Knowledge Bas
OFFO	<ul><li>LRU</li></ul>	○ Random					₹ FULLY ASS	SOCIATIVE CACHE				
Write Policies			<ul> <li>Instruc</li> </ul>	tion Breakdown				<b>III</b> Memory Block				
Write Back	○ Write T			10010 5 bt		0 0 bit				8. 12 W. 0 8. 13 W. 0		_
Write On Allocate	○ Write A	round		200		0 bt				B. 14 W. 0 B. 15 W. 0		
Cache Size powers;		8								B. 16 H. 0		۳
Memory Size (person 2)		32	Ⅲ Cach	ne Table								
Offset Bits		0		Index	Valid	Tag			Data (Hex)		Dirty Bit	
Reset		Submit		0	1	00000		BLOC	CK 0 WORD 0 - 0		0	
				2	1	00001	_	BLOX	CK 1 WORD 0 - 0 CK 2 WORD 0 - 0		0	
Instruction Load V				2	+ +	01000	_	BLO.	CKSWORD 0 - 0		0	
List of next 10 instructions				4	1	10000	_	BLOC	CK 10 WORD 0 - 0		0	
				5	1	10101			CK 15 WORD 0 - 0		0	
Gen Fondom		Submit			1	10010			CK 12 WORD 0 - 0 CK 7 WORD 0 - 0		0	
	The cycle has been comp Please submit another instr											
Next		Fast Forward										
Make May  Tel Tutla .  Make Make Continue and Continue  - Loand Special  -	29% 73% 7 7											
4												

#### **Disclaimer:**

- The programs and output submitted is duly written, verified and executed by me.
- I have not copied from any of my peers nor from the external resource such as internet.
- If found plagiarized, I will abide with the disciplinary action of the University.

Signature: Keerthan P.V

Name: Keerthan P.V

SRN: PES2UG23CS272

Section: 4E

Date: 29/03/2025