



# Project Report: HW/SW Co-Design Lab

WS 2022/23

**Keerthan Kopparam Radhakrishna**

keerthan.kopparam\_radhakrishna@mailbox.tu-dresden.de

**Nitin Krishna Venkatesan**

nitin.krishna\_venkatesan@mailbox.tu-dresden.de

**Rohan Krishna Vijayaraghavan**

rohan.krishna\_vijayaraghavan@mailbox.tu-dresden.de

10.04.2023

Supervisors

**Viktor Razilov**

**Dr. Emil Matúš**

# Introduction

The HW/SW Co-Design Lab is intended to give a first practical access to this topic and experience the potential of the conjoint design of hardware and software. For this purpose, the reconfigurable processor flow from the company *Tensilica* is used (shown in fig. 1). The tool suite provides convenient means for analyzing and optimizing the performance of the software. Especially the possibility to easily extend the processor's hardware architecture by customer-specific instructions using the *Tensilica Instruction Extension (TIE)* language is well suited to demonstrate the interaction between hardware and software design.

Within the scope of this lab, the following 2 exercises are done:

1. Implementation of a finite impulse response (FIR) filter design, including performance analysis; HW/SW optimization: e.g., by Fusion, SIMD extension, etc.; also different implementation alternatives for the FIR.
2. Improve the performance of a given fast Fourier transform (FFT)/inverse fast Fourier transform (IFFT) algorithm by using basic instruction extension concepts (Fusion/SIMD/FLIX/etc.). Also using different implementations such as the Decimation in Time (DIT) and Decimation in Frequency (DIF) algorithm.

The detailed project description can be found at the lab webpage:

<https://bildungsportal.sachsen.de/opal/auth/RepositoryEntry/21521498113>




Figure 1: Similar to Tensilica Instruction Extension (TIE) Language, User's Guide. 02/2014, p. 4.

# Source Code

Source code C files (only excerpts from the parts that have been changed).

dit.c

```
1  #include "fft.h"
2  #include <xtensa/tie/tie_fft.h>
3
4  /*
5   *  fix_fft_dit() - perform fast Fourier transform.
6   *
7   *  if n>0 FFT is done, if n<0 inverse IFFT is done
8   *  fr[n],fi[n] are real,imaginary arrays, INPUT AND RESULT.
9   *  size of data = 2^m
10  *  set inverse to 0=dft, 1=idft
11  */
12  #define aligned_by_16 __attribute__((aligned(16)))
13  #define aligned_by_8 __attribute__((aligned(8)))
14  #define aligned_by_4 __attribute__((aligned(4)))
15  #define fixed_complex int
16
17  int fix_fft_dit(fixed fr[], fixed fi[], int m, int inverse)
18  {
19      int mr,nn,i,j,l,k,istep, n, scale, shift;
20
21      fixed qr,qi;          //even input
22      fixed tr,ti;          //odd input
23      fixed wr,wi;          //twiddle factor
24
25      //number of input data
26      n = 1<<m;
27
28      if(n > N_WAVE) return -1;
29
30      mr = 0;
```

```

31     nn = n - 1;
32     scale = 0;
33
34     /* decimation in time - re-order data */
35     for(m=1; m<=nn; ++m) {
36         l = n;
37         do{
38             l >>= 1;
39         }while(mr+l > nn);
40         mr = (mr & (l-1)) + l;
41
42         if(mr <= m) continue;
43         tr = fr[m];
44         fr[m] = fr[mr];
45         fr[mr] = tr;
46
47         ti = fi[m];
48         fi[m] = fi[mr];
49         fi[mr] = ti;
50     }
51
52
53     l = 1;
54     k = LOG2_N_WAVE-1;
55     while(l < n)
56     {
57         if(inverse)
58         {
59             /* variable scaling, depending upon data */
60             shift = 0;
61             for(i=0; i<n; i=i+8)
62             {
63                 SIMD_REG_128 j = FFT_SIMD_LOAD(fr, i);
64                 SIMD_REG_128 m = FFT_SIMD_LOAD(fi, i);
65
66                 if (FFT_CHECK_SHIFT_CONDITION(j, m))
67                 {
68                     shift = 1;
69                     break;
70                 }
71             }
72             if(shift) ++scale;
73         }
74         else
75         {
76             shift = 1;
77         }
78
79         // For values of N = {1,2,3}
80         if (l == 1)
81         {

```

```

82     register SIMD_REG_128 real, imag;
83
84     for (i=0; i<n; i = i+8)
85     {
86         k = LOG2_N_WAVE-1;
87
88         real = FFT_SIMD_LOAD(fr, i);
89         imag = FFT_SIMD_LOAD(fi, i);
90
91         SIMD_DIT_STAGE1(k, inverse, shift, real, imag);
92
93         --k;
94
95         SIMD_DIT_STAGE2(k, inverse, shift, real, imag);
96
97         --k;
98
99         SIMD_DIT_STAGE3(k, inverse, shift, real, imag);
100
101         FFT_SIMD_STORE_SHUFFLE(fr, i, real, 1);
102         FFT_SIMD_STORE_SHUFFLE(fi, i, imag, 1);
103     }
104
105     l = 4;
106 }
107 else { // For values of N > 3
108
109     register SIMD_REG_128 real_1, imag_1, real_2, imag_2;
110
111     WUR_STATE_K(k);
112
113     for (i=0; i<n; i = i+2*l)
114     {
115         for (m = i; m<l+i; m+=8)
116         {
117             // Load Values
118             FFT_SIMD_LOAD_IL(fr, m, real_1, real_2, 1);
119             FFT_SIMD_LOAD_IL(fi, m, imag_1, imag_2, 1);
120
121             FFT_SIMD_LOAD_IL(fr, m+l, real_1, real_2, 0);
122             FFT_SIMD_LOAD_IL(fi, m+l, imag_1, imag_2, 0);
123
124             // Do the actual calculation
125             SIMD_DIT_STAGE_N(real_1, imag_1, shift, m, inverse);
126             SIMD_DIT_STAGE_N(real_2, imag_2, shift, m+4, inverse
127 );
128
129             // Store Values
130             FFT_SIMD_STORE_IL(fr, m, real_1, real_2, 1);
131             FFT_SIMD_STORE_IL(fi, m, imag_1, imag_2, 1);

```

```

132             FFT_SIMD_STORE_IL(fr, m+1, real_1, real_2, 0);
133             FFT_SIMD_STORE_IL(fi, m+1, imag_1, imag_2, 0);
134         }
135     }
136 }
137 --k;
138 l <= 1;
139 }
140 return scale;
141 }

```

## dif.c

```

1  /*
2  * dif.c
3  *
4  * Created on: 13.04.2023
5  * Author: keerthan.kopparam
6  */
7
8  #include "fft.h"
9  #include <xtensa/tie/tie_fft.h>
10
11  /*
12  * fix_fft_dif() - perform fast Fourier transform.
13  *
14  * if n>0 FFT is done, if n<0 inverse IFFT is done
15  * fr[n],fi[n] are real,imaginary arrays, INPUT AND RESULT.
16  * size of data = 2^m
17  * set inverse to 0=dft, 1=idft
18  */
19  #define aligned_by_16 __attribute__((aligned(16)))
20  #define aligned_by_8 __attribute__((aligned(8)))
21  #define aligned_by_4 __attribute__((aligned(4)))
22  #define fixed_complex int
23
24  int fix_fft_dif(fixed fr[], fixed fi[], int m, int inverse)
25  {
26     int mr,nn,i,j,l,k, n, scale, shift;
27
28     fixed tr,ti;
29     n = 1 << m;
30     int size = m;
31
32     if(n > N_WAVE) return -1;
33
34     mr = 0;
35     nn = n - 1;

```

```

36     scale = 0;
37
38     l = n>>1;
39     k = LOG2_N_WAVE-m;
40
41     while(l > 0)
42     {
43         if(inverse)
44         {
45             shift = 0;
46             for(i=0; i<n; i=i+8)
47             {
48                 SIMD_REG_128 j = FFT_SIMD_LOAD(fr, i);
49                 SIMD_REG_128 m = FFT_SIMD_LOAD(fi, i);
50
51                 if (FFT_CHECK_SHIFT_CONDITION(j, m))
52                 {
53                     shift = 1;
54                     break;
55                 }
56             }
57             if(shift) ++scale;
58         }
59         else
60         {
61             shift = 1;
62         }
63
64
65         if (l > 4) {
66             WUR_STATE_K(k);
67
68             for (i=0; i<n; i = i+(2*l)) {
69                 for (m = i; m<l+i; m+=8) {
70                     SIMD_REG_128 real_1;
71                     SIMD_REG_128 imag_1;
72                     SIMD_REG_128 real_2;
73                     SIMD_REG_128 imag_2;
74
75                     // Load Values
76                     FFT_SIMD_LOAD_IL(fr, m, real_1, real_2, 1);
77                     FFT_SIMD_LOAD_IL(fi, m, imag_1, imag_2, 1);
78
79                     FFT_SIMD_LOAD_IL(fr, m+l, real_1, real_2, 0);
80                     FFT_SIMD_LOAD_IL(fi, m+l, imag_1, imag_2, 0);
81
82                     // Do the actual calculation
83                     SIMD_DIF_STAGE_N(real_1, imag_1, shift, m, inverse);
84                     SIMD_DIF_STAGE_N(real_2, imag_2, shift, m+4, inverse
85
86 );

```

```

86         // Store Values
87         FFT_SIMD_STORE_IL(fr, m, real_1, real_2, 1);
88         FFT_SIMD_STORE_IL(fi, m, imag_1, imag_2, 1);
89
90         FFT_SIMD_STORE_IL(fr, m+1, real_1, real_2, 0);
91         FFT_SIMD_STORE_IL(fi, m+1, imag_1, imag_2, 0);
92     }
93 }
94 } else { /
95
96     for (i=0; i<n; i = i+8) {
97         register SIMD_REG_128 real, imag;
98
99         k = 7;
100
101         real = FFT_SIMD_LOAD_SHUFFLE(fr, i, 0);
102         imag = FFT_SIMD_LOAD_SHUFFLE(fi, i, 0);
103
104         SIMD_DIF_THIRD_LAST_STAGE(k, inverse, shift, real, imag)
105 ;
106
107         ++k;
108
109         SIMD_DIF_SECOND_LAST_STAGE(k, inverse, shift, real, imag
110 );
111
112         ++k;
113
114         SIMD_DIF_LAST_STAGE(k, inverse, shift, real, imag);
115
116         FFT_SIMD_STORE(fr, i, real);
117         FFT_SIMD_STORE(fi, i, imag);
118     }
119     break;
120 }
121 ++k;
122 l >= 1;
123
124
125     /* decimation in frequency - re-order data */
126     for(m=1; m<=nn; ++m) {
127         l = n;
128         do{
129             l >= 1;
130         }while(mr+l > nn);
131         mr = (mr & (l-1)) + l;
132
133         if(mr <= m) continue;
134         tr = fr[m];

```



```

135         fr[m] = fr[mr];
136         fr[mr] = tr;
137
138         ti = fi[m];
139         fi[m] = fi[mr];
140         fi[mr] = ti;
141     }
142
143
144     return scale;
145 }

```

## fft\_tie.tie

```

1  // Register declaration
2  regfile SIMD_REG_128 128 4 v2rf
3
4  // Immediate values
5  immediate_range immediate 0 1 1
6
7  // Generic Functions
8
9  function [15:0] MUL16 ([15:0] a, [15:0] b)
10 {
11     wire [31:0] c = TIEmul(a, b, 1'b1);
12     assign MUL16 = c[30:15];
13 }
14
15 function [15:0] SIN ([9:0] idx)
16 {
17     wire [9:0] idx1 = TIEadd(idx, ~12'h200, 1'b1);
18     wire [15:0] sin = SIN_LUT[idx1];
19     wire [15:0] minus_sin = TIEadd(16'b0, ~sin, 1'b1);
20     assign SIN = TIEmux(idx[9], SIN_LUT[idx], minus_sin);
21 }
22
23 function [63:0] even_part([127:0] input)
24 {
25     wire [15:0] even_0 = input[127:112];
26     wire [15:0] even_2 = input[95:80];
27     wire [15:0] even_4 = input[63:48];
28     wire [15:0] even_6 = input[31:16];
29     assign even_part = {even_0, even_2, even_4, even_6};
30 }
31
32 function [63:0] odd_part([127:0] input)
33 {
34     wire [15:0] odd_1 = input[111:96];

```

```

35     wire [15:0] odd_3 = input[79:64];
36     wire [15:0] odd_5 = input[47:32];
37     wire [15:0] odd_7 = input[15:0];
38
39     assign odd_part = {odd_1, odd_3, odd_5, odd_7};
40 }
41
42 function [15:0] absolute([15:0] input)
43 {
44     wire [15:0] neg = TIEadd(15'b0, ~input, 1'b1);
45     assign absolute = TIEmux(input[15:15], input, neg);
46 }
47
48 function [31:0] twiddle_factor([31:0] j, [0:0] inverse, [0:0] shift)
49 {
50     wire [9:0] idx = TIEadd(j, 256, 1'b0);
51     wire [15:0] wr = SIN(idx);
52     wire [15:0] wi = TIEadd(16'b0, ~SIN(j[9:0]), 1'b1);
53
54     wire [15:0] temp = TIEmux(inverse, wi, TIEadd(16'b0, ~wi, 1'b1));
55
56     wire [15:0] wr_res = TIEmux(shift, wr, {1{wr[15]}, wr[15:1]});
57     wire [15:0] wi_res = TIEmux(shift, temp, {1{temp[15]}, temp[15:1]});
58
59     assign twiddle_factor = {wr_res, wi_res};
60 }
61
62 function [127:0] twiddle4 ([31:0] m, [31:0] k, inverse, shift) shared
63 {
64     wire [31:0] temp1 = m << k;
65     wire [31:0] temp2 = (m+1) << k;
66     wire [31:0] temp3 = (m+2) << k;
67     wire [31:0] temp4 = (m+3) << k;
68
69     wire [31:0] t1 = twiddle_factor(temp1, inverse, shift);
70     wire [31:0] t2 = twiddle_factor(temp2, inverse, shift);
71     wire [31:0] t3 = twiddle_factor(temp3, inverse, shift);
72     wire [31:0] t4 = twiddle_factor(temp4, inverse, shift);
73
74     assign twiddle4 = {t1, t2, t3, t4};
75 }
76
77 state STATE_K 32 32'b0 add_read_write
78
79 // DIT Butterfly
80 function [63:0] fft_dit_butterfly ([31:0] even, [31:0] odd, [31:0] twiddle,
81     [0:0] shift)
82 {
83     wire [15:0] wr      = twiddle[31:16];
84     wire [15:0] wi      = twiddle[15:0];

```

```

84     wire [15:0] tr  = TIEmux(shift, even[31:16], {1{even[31]}}, even[31:17]))
85     ;
86     wire [15:0] ti  = TIEmux(shift, even[15:0], {1{even[15]}}, even[15:1]));
87     wire [15:0] tr_op1  = MUL16(wr, odd[31:16]);
88     wire [15:0] tr_op2  = MUL16(wi, odd[15:0]);
89     wire [15:0] tr_temp    = TIEadd(tr_op1, ~tr_op2, 1'b1);
90
91     wire [15:0] ti_op1  = MUL16(wi, odd[31:16]);
92     wire [15:0] ti_op2  = MUL16(wr, odd[15:0]);
93     wire [15:0] ti_temp    = TIEadd(ti_op1, ti_op2, 1'b0);
94
95     wire [15:0] fri_res = TIEadd( tr, tr_temp, 1'b0);
96     wire [15:0] frj_res = TIEadd( ti, ti_temp, 1'b0);
97     wire [15:0] fii_res = TIEadd(tr, ~tr_temp, 1'b1);
98     wire [15:0] fij_res = TIEadd(ti, ~ti_temp, 1'b1);
99
100    assign fft_dit_butterfly = {fri_res, frj_res, fii_res, fij_res};
101 }
102
103 // DIF Butterfly
104 function [63:0] fft_dif_butterfly ([31:0] even, [31:0] odd, [31:0] twiddle,
105 [0:0] shift)
106 {
107     wire [15:0] wr      = twiddle[31:16];
108     wire [15:0] wi      = twiddle[15:0];
109     wire [15:0] tr  = even[31:16];
110     wire [15:0] ti  = even[15:0];
111
112     wire [15:0] temp1 = TIEadd(tr, ~odd[31:16], 1'b1);
113     wire [15:0] temp2 = TIEadd(odd[15:0], ~ti, 1'b1);
114     wire [15:0] temp1_wr = MUL16(temp1, wr);
115     wire [15:0] temp2_wi = MUL16(temp2, wi);
116     wire [15:0] temp1_wi = MUL16(temp1, wi);
117     wire [15:0] temp2_wr = MUL16(temp2, wr);
118
119     wire [15:0] fri_res = TIEadd( tr, odd[31:16], 1'b0);
120     wire [15:0] frj_res = TIEadd( ti, odd[15:0], 1'b0);
121     wire [15:0] even_rs = TIEmux(shift[0], fri_res, {fri_res[15], fri_res
122 [15:1]});
123     wire [15:0] even_ri = TIEmux(shift[0], frj_res, {frj_res[15], frj_res
124 [15:1]});
125
126     wire [15:0] fii_res = TIEadd(temp1_wr, temp2_wi, 1'b0);
127     wire [15:0] fij_res = TIEadd(temp1_wi, ~temp2_wr, 1'b1);
128
129     assign fft_dif_butterfly = {even_rs, even_ri, fii_res, fij_res};
130 }
131
132 function [255:0] dif_butterfly_chain([63:0] qr, [63:0] qi, [63:0] fr, [63:0]
133 fi, [127:0] twiddle_reg128, [0:0] shift) shared

```

```

130 {
131     wire [31:0] twiddle1 = twiddle_reg128[127:96];
132     wire [31:0] twiddle2 = twiddle_reg128[95:64];
133     wire [31:0] twiddle3 = twiddle_reg128[63:32];
134     wire [31:0] twiddle4 = twiddle_reg128[31:0];
135
136     wire [63:0] result1 = fft_dif_butterfly({qr[63:48],qi[63:48]}, {fr
[63:48],fi[63:48]}, twiddle1, shift);
137     wire [63:0] result2 = fft_dif_butterfly({qr[47:32],qi[47:32]}, {fr
[47:32],fi[47:32]}, twiddle2, shift);
138     wire [63:0] result3 = fft_dif_butterfly({qr[31:16],qi[31:16]}, {fr
[31:16],fi[31:16]}, twiddle3, shift);
139     wire [63:0] result4 = fft_dif_butterfly({qr[15:0 ],qi[15:0 ]}, {fr[15:0
],fi[15:0 ]}, twiddle4, shift);
140
141     assign dif_butterfly_chain = {result1, result2, result3, result4};
142 }
143
144 function [255:0] dit_butterfly_chain([63:0] qr, [63:0] qi, [63:0] fr, [63:0]
fi, [127:0] twiddle_reg128, [0:0] shift) shared
145 {
146     wire [31:0] twiddle1 = twiddle_reg128[127:96];
147     wire [31:0] twiddle2 = twiddle_reg128[95:64];
148     wire [31:0] twiddle3 = twiddle_reg128[63:32];
149     wire [31:0] twiddle4 = twiddle_reg128[31:0];
150
151     wire [63:0] result1 = fft_dit_butterfly({qr[63:48],qi[63:48]}, {fr
[63:48],fi[63:48]}, twiddle1, shift);
152     wire [63:0] result2 = fft_dit_butterfly({qr[47:32],qi[47:32]}, {fr
[47:32],fi[47:32]}, twiddle2, shift);
153     wire [63:0] result3 = fft_dit_butterfly({qr[31:16],qi[31:16]}, {fr
[31:16],fi[31:16]}, twiddle3, shift);
154     wire [63:0] result4 = fft_dit_butterfly({qr[15:0 ],qi[15:0 ]}, {fr[15:0
],fi[15:0 ]}, twiddle4, shift);
155
156     assign dit_butterfly_chain = {result1, result2, result3, result4};
157 }
158
159 function [127:0] rev_shuffle ([127:0] input_data)
160 {
161     wire [15:0] ip1 = input_data[127:112];
162     wire [15:0] ip2 = input_data[111:96];
163     wire [15:0] ip3 = input_data[95:80];
164     wire [15:0] ip4 = input_data[79:64];
165     wire [15:0] ip5 = input_data[63:48];
166     wire [15:0] ip6 = input_data[47:32];
167     wire [15:0] ip7 = input_data[31:16];
168     wire [15:0] ip8 = input_data[15:0];
169
170     assign rev_shuffle = {ip1, ip3, ip5, ip7, ip2, ip4, ip6, ip8};
171 }

```

```

172
173 function [127:0] shuffle ([127:0] input_data)
174 {
175     wire [15:0] ip1 = input_data[127:112];
176     wire [15:0] ip2 = input_data[111:96];
177     wire [15:0] ip3 = input_data[95:80];
178     wire [15:0] ip4 = input_data[79:64];
179     wire [15:0] ip5 = input_data[63:48];
180     wire [15:0] ip6 = input_data[47:32];
181     wire [15:0] ip7 = input_data[31:16];
182     wire [15:0] ip8 = input_data[15:0];
183
184     assign shuffle = {ip1, ip5, ip2, ip6, ip3, ip7, ip4, ip8};
185 }
186
187 function [127:0] real_part([255:0] input)
188 {
189     wire [63:0] part1 = input[255:192];
190     wire [63:0] part2 = input[191:128];
191     wire [63:0] part3 = input[127:64];
192     wire [63:0] part4 = input[63 :0];
193
194     wire [15:0] part1_even = part1[63:48];
195     wire [15:0] part1_odd  = part1[31:16];
196     wire [15:0] part2_even = part2[63:48];
197     wire [15:0] part2_odd  = part2[31:16];
198     wire [15:0] part3_even = part3[63:48];
199     wire [15:0] part3_odd  = part3[31:16];
200     wire [15:0] part4_even = part4[63:48];
201     wire [15:0] part4_odd  = part4[31:16];
202
203     assign real_part = {part1_even, part1_odd, part2_even, part2_odd,
204                         part3_even, part3_odd, part4_even, part4_odd};
205 }
206
207 function [127:0] imaginary_part([255:0] input)
208 {
209     wire [63:0] part1 = input[255:192];
210     wire [63:0] part2 = input[191:128];
211     wire [63:0] part3 = input[127:64];
212     wire [63:0] part4 = input[63 :0];
213
214     wire [15:0] part1_even = part1[47:32];
215     wire [15:0] part1_odd  = part1[15:0];
216     wire [15:0] part2_even = part2[47:32];
217     wire [15:0] part2_odd  = part2[15:0];
218     wire [15:0] part3_even = part3[47:32];
219     wire [15:0] part3_odd  = part3[15:0];
220     wire [15:0] part4_even = part4[47:32];
221     wire [15:0] part4_odd  = part4[15:0];
222

```

```

222     assign imaginary_part = {part1_even, part1_odd, part2_even, part2_odd,
223     }
224     //DIT STAGES
225     operation SIMD_DIT_STAGE1
226     {in AR k, in BR inverse, in BR shift, inout SIMD_REG_128 fr_128, inout
227     SIMD_REG_128 fi_128} {}
228     {
229         wire [63:0] tr  = even_part(fr_128);
230         wire [63:0] ti  = even_part(fi_128);
231         wire [63:0] qr  = odd_part(fr_128);
232         wire [63:0] qi  = odd_part(fi_128);
233
234         wire [127:0] twiddle4_reg = twiddle4(0, k, inverse, shift);
235
236         wire [31:0] twiddle = twiddle4_reg[127:96];
237
238         wire [127:0] twiddle_128 = {twiddle, twiddle, twiddle, twiddle};
239
240         wire [255:0] simd_butterfly_result = dit_butterfly_chain(tr, ti, qr, qi,
241         twiddle_128, shift);
242         wire [127:0] imagValues      = imaginary_part(simd_butterfly_result);
243         wire [127:0] realValues      = real_part(simd_butterfly_result);
244
245         assign fr_128 = rev_shuffle(realValues);
246         assign fi_128 = rev_shuffle(imagValues);
247     }
248
249     operation SIMD_DIT_STAGE2
250     {in AR k, in BR inverse, in BR shift, inout SIMD_REG_128 fr_128, inout
251     SIMD_REG_128 fi_128}
252     {}
253     {
254         wire [63:0] tr  = even_part(fr_128);
255         wire [63:0] ti  = even_part(fi_128);
256         wire [63:0] qr  = odd_part(fr_128);
257         wire [63:0] qi  = odd_part(fi_128);
258
259         wire [127:0] twiddle4_reg = twiddle4(0, k, inverse, shift);
260
261         wire [63:0] twiddle = twiddle4_reg[127:64];
262
263         wire [127:0] twiddle_128 = {twiddle[63:32], twiddle[63:32], twiddle
264         [31:0], twiddle[31:0]};
265
266         wire [255:0] simd_butterfly_result      = dit_butterfly_chain(tr, ti, qr
267         , qi, twiddle_128, shift);
268         wire [127:0] imagValues      = imaginary_part(simd_butterfly_result);
269         wire [127:0] realValues      = real_part(simd_butterfly_result);
270
271         assign fr_128 = rev_shuffle(realValues);

```

```

267     assign fi_128 = rev_shuffle(imagValues);
268 }
269
270 operation SIMD_DIT_STAGE3
271 {in AR k, in BR inverse, in BR shift, inout SIMD_REG_128 fr_128, inout
  SIMD_REG_128 fi_128}
272 {}
273 {
274     wire [63:0] tr  = even_part(fr_128);
275     wire [63:0] ti  = even_part(fi_128);
276     wire [63:0] qr  = odd_part(fr_128);
277     wire [63:0] qi  = odd_part(fi_128);
278
279     wire [127:0] twiddle4_reg = twiddle4(0, k, inverse, shift);
280
281     wire [255:0] simd_butterfly_result = dit_butterfly_chain(tr, ti, qr, qi,
      twiddle4_reg, shift);
282
283     assign fr_128 = real_part(simd_butterfly_result);
284     assign fi_128  = imaginary_part(simd_butterfly_result);
285 }
286
287 operation SIMD_DIT_STAGE_N
288 {inout SIMD_REG_128 fr_128, inout SIMD_REG_128 fi_128, in BR shift, in AR m,
  in BR inverse}
289 {in STATE_K}
290 {
291     wire [63:0] tr  = fr_128[127:64];
292     wire [63:0] ti  = fi_128[127:64];
293     wire [63:0] qr  = fr_128[63:0];
294     wire [63:0] qi  = fi_128[63:0];
295
296     wire [127:0] twiddle4_reg = twiddle4(m, STATE_K, inverse, shift);
297
298     wire [255:0] simd_butterfly_result = dit_butterfly_chain(tr, ti, qr, qi,
      twiddle4_reg, shift);
299
300     assign fr_128 = rev_shuffle(real_part(simd_butterfly_result));
301     assign fi_128 = rev_shuffle(imaginary_part(simd_butterfly_result));
302 }
303
304 // DIF STAGES
305 operation SIMD_DIF_THIRD_LAST_STAGE
306 {in AR k, in BR inverse, in BR shift, inout SIMD_REG_128 fr_128, inout
  SIMD_REG_128 fi_128}
307 {}
308 {
309     wire [63:0] tr  = even_part(fr_128);
310     wire [63:0] ti  = even_part(fi_128);
311     wire [63:0] qr  = odd_part(fr_128);
312     wire [63:0] qi  = odd_part(fi_128);

```

```

313
314     wire [127:0] twiddle4_reg = twiddle4(0, k, inverse, shift);
315
316     wire [255:0] simd_butterfly_result      = dif_butterfly_chain(tr, ti, qr
, qi, twiddle4_reg, shift);
317     wire [127:0] imagValues      = imaginary_part(simd_butterfly_result);
318     wire [127:0] realValues      = real_part(simd_butterfly_result);
319
320     assign fr_128 = shuffle(realValues);
321     assign fi_128 = shuffle(imagValues);
322 }
323
324 operation SIMD_DIF_SECOND_LAST_STAGE
325 {in AR k, in BR inverse, in BR shift, inout SIMD_REG_128 fr_128, inout
SIMD_REG_128 fi_128}
326 {}
327 {
328     wire [63:0] tr  = even_part(fr_128);
329     wire [63:0] ti  = even_part(fi_128);
330     wire [63:0] qr  = odd_part(fr_128);
331     wire [63:0] qi  = odd_part(fi_128);
332
333     wire [127:0] twiddle4_reg = twiddle4(0, k, inverse, shift);
334
335     wire [63:0] twiddle = twiddle4_reg[127:64];
336
337     wire [127:0] twiddle_128 = {twiddle[63:32], twiddle[63:32], twiddle
[31:0], twiddle[31:0]};
338
339     wire [255:0] simd_butterfly_result      = dif_butterfly_chain(tr, ti, qr
, qi, twiddle_128, shift);
340     wire [127:0] imagValues      = imaginary_part(simd_butterfly_result);
341     wire [127:0] realValues      = real_part(simd_butterfly_result);
342
343     assign fr_128 = shuffle(realValues);
344     assign fi_128 = shuffle(imagValues);
345 }
346
347 operation SIMD_DIF_LAST_STAGE
348 {in AR k, in BR inverse, in BR shift, inout SIMD_REG_128 fr_128, inout
SIMD_REG_128 fi_128}
349 {}
350 {
351     wire [63:0] tr  = even_part(fr_128);
352     wire [63:0] ti  = even_part(fi_128);
353     wire [63:0] qr  = odd_part(fr_128);
354     wire [63:0] qi  = odd_part(fi_128);
355
356     wire [127:0] twiddle4_reg = twiddle4(0, k, inverse, shift);
357
358     wire [31:0] twiddle = twiddle4_reg[127:96];

```



```

359
360     wire [127:0] twiddle_128 = {twiddle, twiddle, twiddle, twiddle};
361
362     wire [255:0] simd_butterfly_result = dif_butterfly_chain(tr, ti, qr, qi,
        twiddle_128, shift);
363     assign fi_128    = imaginary_part(simd_butterfly_result);
364     assign fr_128    = real_part(simd_butterfly_result);
365 }
366
367 operation SIMD_DIF_STAGE_N
368 {inout SIMD_REG_128 fr_128, inout SIMD_REG_128 fi_128, in BR shift, in AR m,
        in BR inverse}
369 {in STATE_K}
370 {
371     wire [63:0] tr  = fr_128[127:64];
372     wire [63:0] ti  = fi_128[127:64];
373     wire [63:0] qr  = fr_128[63:0];
374     wire [63:0] qi  = fi_128[63:0];
375
376     wire [127:0] twiddle4_reg = twiddle4(m, STATE_K, inverse, shift);
377
378     wire [255:0] simd_butterfly_result = dif_butterfly_chain(tr, ti, qr, qi,
        twiddle4_reg, shift);
379
380     assign fr_128 = rev_shuffle(real_part(simd_butterfly_result));
381     assign fi_128 = rev_shuffle(imaginary_part(simd_butterfly_result));
382 }
383
384
385 operation FFT_CHECK_SHIFT_CONDITION {in SIMD_REG_128 j, in SIMD_REG_128 m,
        out BR from_shift_check} {}
386 {
387     wire [15:0] j1 = absolute(j[127:112]);
388     wire [15:0] j2 = absolute(j[111:96 ]);
389     wire [15:0] j3 = absolute(j[95 :80  ]);
390     wire [15:0] j4 = absolute(j[79 :64  ]);
391     wire [15:0] j5 = absolute(j[63 :48  ]);
392     wire [15:0] j6 = absolute(j[47 :32  ]);
393     wire [15:0] j7 = absolute(j[31 :16  ]);
394     wire [15:0] j8 = absolute(j[15 :0   ]);
395
396     wire [15:0] m1 = absolute(m[127:112]);
397     wire [15:0] m2 = absolute(m[111:96  ]);
398     wire [15:0] m3 = absolute(m[95 :80  ]);
399     wire [15:0] m4 = absolute(m[79 :64  ]);
400     wire [15:0] m5 = absolute(m[63 :48  ]);
401     wire [15:0] m6 = absolute(m[47 :32  ]);
402     wire [15:0] m7 = absolute(m[31 :16  ]);
403     wire [15:0] m8 = absolute(m[15 :0   ]);
404

```

```

405     assign from_shift_check =      j1[14:14] | j2[14:14] | j3[14:14] | j4
[14:14] | j5[14:14] | j6[14:14]
406                               |      j7[14:14] | j8[14:14] | m1[14:14] | m2
[14:14] | m3[14:14] | m4[14:14]
407                               |      m5[14:14] | m6[14:14] | m7[14:14] | m8
[14:14];
408 }
409
410 function [31:0] compute_addr ([31:0] base_address, [31:0] offset)
    slot_shared
411 {
412     assign compute_addr = TIEadd(base_address, {offset[30:0], 1'b0}, 1'b0);
413 }
414
415 function [127:0] dif_ip_reorder ([127:0] input_data)
416 {
417     wire [15:0] ip1 = input_data[127:112];
418     wire [15:0] ip2 = input_data[111:96];
419     wire [15:0] ip3 = input_data[95:80];
420     wire [15:0] ip4 = input_data[79:64];
421     wire [15:0] ip5 = input_data[63:48];
422     wire [15:0] ip6 = input_data[47:32];
423     wire [15:0] ip7 = input_data[31:16];
424     wire [15:0] ip8 = input_data[15:0];
425
426     assign dif_ip_reorder = {ip8, ip7, ip6, ip5, ip4, ip3, ip2, ip1};
427 }
428
429 operation FFT_SIMD_LOAD
430 {in AR *addr, in AR offset, out SIMD_REG_128 output}
431 {out VAddr, in MemDataIn128}
432 {
433     assign VAddr = compute_addr(addr, offset);
434     assign output = dif_ip_reorder(MemDataIn128);
435 }
436
437 operation FFT_SIMD_STORE
438 {in AR *addr, in AR offset, in SIMD_REG_128 data}
439 {out VAddr, out MemDataOut128}
440 {
441     assign VAddr = compute_addr(addr, offset);
442     assign MemDataOut128 = dif_ip_reorder(data);
443 }
444
445 operation FFT_SIMD_LOAD_SHUFFLE
446 {in AR *addr, in AR offset, out SIMD_REG_128 output, in immediate reverse}
447 {out VAddr, in MemDataIn128}
448 {
449     assign VAddr = compute_addr(addr, offset);
450     wire [127:0] rdin = dif_ip_reorder(MemDataIn128);
451     assign output = TIEmux(reverse[0], shuffle(rdin), rev_shuffle(rdin));

```

```

452 }
453
454 operation FFT_SIMD_STORE_SHUFFLE
455 {in AR *addr, in AR offset, in SIMD_REG_128 input, in immediate reverse}
456 {out VAddr, out MemDataOut128}
457 {
458     assign VAddr = compute_addr(addr, offset);
459     wire [127:0] shuffled_vec = TIEmux(reverse[0], shuffle(input),
rev_shuffle(input));
460     assign MemDataOut128 = dif_ip_reorder(shuffled_vec);
461 }
462
463 operation FFT_SIMD_LOAD_IL
464 {in AR *addr, in AR offset, inout SIMD_REG_128 vec128_1, inout SIMD_REG_128
vec128_2, in immediate load_upper}
465 {out VAddr, in MemDataIn128}
466 {
467     assign VAddr = compute_addr(addr, offset);
468     wire [127:0] mem = dif_ip_reorder(MemDataIn128);
469     assign vec128_1 = TIEmux(load_upper[0], {vec128_1[127:64], mem[127:64]},
{mem[127:64], vec128_1[63:0]});
470     assign vec128_2 = TIEmux(load_upper[0], {vec128_2[127:64], mem[63:0]}, {
mem[63:0], vec128_2[63:0]});
471 }
472
473 operation FFT_SIMD_STORE_IL
474 {in AR *addr, in AR offset, in SIMD_REG_128 vec128_1, in SIMD_REG_128
vec128_2, in immediate store_upper}
475 {out VAddr, out MemDataOut128}
476 {
477     assign VAddr = compute_addr(addr, offset);
478
479     wire [63:0] data1 = TIEmux(store_upper[0], vec128_1[63:0], vec128_1
[127:64]);
480     wire [63:0] data2 = TIEmux(store_upper[0], vec128_2[63:0], vec128_2
[127:64]);
481
482     wire [127:0] data = {data1, data2};
483     assign MemDataOut128 = dif_ip_reorder(data);
484 }
485
486 format flx64 64 {slot_0, slot_1, slot_2}
487 slot_opcodes slot_0 {mv.SIMD_REG_128, st.SIMD_REG_128, ld.SIMD_REG_128,
FFT_SIMD_LOAD_SHUFFLE, L16SI, S16I, FFT_SIMD_LOAD}
488 slot_opcodes slot_1 {NOP}
489 slot_opcodes slot_2 {mv.SIMD_REG_128, st.SIMD_REG_128, ld.SIMD_REG_128,
FFT_SIMD_LOAD_SHUFFLE, L16SI, S16I, FFT_SIMD_LOAD}
490
491 table SIN_LUT 16 512 {
492     0,      201,      402,      603,      804,      1005,      1206,      1406,
493     1607,    1808,    2009,    2209,    2410,    2610,    2811,    3011,

```

494	3211,	3411,	3611,	3811,	4011,	4210,	4409,	4608,
495	4807,	5006,	5205,	5403,	5601,	5799,	5997,	6195,
496	6392,	6589,	6786,	6982,	7179,	7375,	7571,	7766,
497	7961,	8156,	8351,	8545,	8739,	8932,	9126,	9319,
498	9511,	9703,	9895,	10087,	10278,	10469,	10659,	10849,
499	11038,	11227,	11416,	11604,	11792,	11980,	12166,	12353,
500	12539,	12724,	12909,	13094,	13278,	13462,	13645,	13827,
501	14009,	14191,	14372,	14552,	14732,	14911,	15090,	15268,
502	15446,	15623,	15799,	15975,	16150,	16325,	16499,	16672,
503	16845,	17017,	17189,	17360,	17530,	17699,	17868,	18036,
504	18204,	18371,	18537,	18702,	18867,	19031,	19194,	19357,
505	19519,	19680,	19840,	20000,	20159,	20317,	20474,	20631,
506	20787,	20942,	21096,	21249,	21402,	21554,	21705,	21855,
507	22004,	22153,	22301,	22448,	22594,	22739,	22883,	23027,
508	23169,	23311,	23452,	23592,	23731,	23869,	24006,	24143,
509	24278,	24413,	24546,	24679,	24811,	24942,	25072,	25201,
510	25329,	25456,	25582,	25707,	25831,	25954,	26077,	26198,
511	26318,	26437,	26556,	26673,	26789,	26905,	27019,	27132,
512	27244,	27355,	27466,	27575,	27683,	27790,	27896,	28001,
513	28105,	28208,	28309,	28410,	28510,	28608,	28706,	28802,
514	28897,	28992,	29085,	29177,	29268,	29358,	29446,	29534,
515	29621,	29706,	29790,	29873,	29955,	30036,	30116,	30195,
516	30272,	30349,	30424,	30498,	30571,	30643,	30713,	30783,
517	30851,	30918,	30984,	31049,	31113,	31175,	31236,	31297,
518	31356,	31413,	31470,	31525,	31580,	31633,	31684,	31735,
519	31785,	31833,	31880,	31926,	31970,	32014,	32056,	32097,
520	32137,	32176,	32213,	32249,	32284,	32318,	32350,	32382,
521	32412,	32441,	32468,	32495,	32520,	32544,	32567,	32588,
522	32609,	32628,	32646,	32662,	32678,	32692,	32705,	32717,
523	32727,	32736,	32744,	32751,	32757,	32761,	32764,	32766,
524	32767,	32766,	32764,	32761,	32757,	32751,	32744,	32736,
525	32727,	32717,	32705,	32692,	32678,	32662,	32646,	32628,
526	32609,	32588,	32567,	32544,	32520,	32495,	32468,	32441,
527	32412,	32382,	32350,	32318,	32284,	32249,	32213,	32176,
528	32137,	32097,	32056,	32014,	31970,	31926,	31880,	31833,
529	31785,	31735,	31684,	31633,	31580,	31525,	31470,	31413,
530	31356,	31297,	31236,	31175,	31113,	31049,	30984,	30918,
531	30851,	30783,	30713,	30643,	30571,	30498,	30424,	30349,
532	30272,	30195,	30116,	30036,	29955,	29873,	29790,	29706,
533	29621,	29534,	29446,	29358,	29268,	29177,	29085,	28992,
534	28897,	28802,	28706,	28608,	28510,	28410,	28309,	28208,
535	28105,	28001,	27896,	27790,	27683,	27575,	27466,	27355,
536	27244,	27132,	27019,	26905,	26789,	26673,	26556,	26437,
537	26318,	26198,	26077,	25954,	25831,	25707,	25582,	25456,
538	25329,	25201,	25072,	24942,	24811,	24679,	24546,	24413,
539	24278,	24143,	24006,	23869,	23731,	23592,	23452,	23311,
540	23169,	23027,	22883,	22739,	22594,	22448,	22301,	22153,
541	22004,	21855,	21705,	21554,	21402,	21249,	21096,	20942,
542	20787,	20631,	20474,	20317,	20159,	20000,	19840,	19680,
543	19519,	19357,	19194,	19031,	18867,	18702,	18537,	18371,
544	18204,	18036,	17868,	17699,	17530,	17360,	17189,	17017,

```

545 16845, 16672, 16499, 16325, 16150, 15975, 15799, 15623,
546 15446, 15268, 15090, 14911, 14732, 14552, 14372, 14191,
547 14009, 13827, 13645, 13462, 13278, 13094, 12909, 12724,
548 12539, 12353, 12166, 11980, 11792, 11604, 11416, 11227,
549 11038, 10849, 10659, 10469, 10278, 10087, 9895, 9703,
550 9511, 9319, 9126, 8932, 8739, 8545, 8351, 8156,
551 7961, 7766, 7571, 7375, 7179, 6982, 6786, 6589,
552 6392, 6195, 5997, 5799, 5601, 5403, 5205, 5006,
553 4807, 4608, 4409, 4210, 4011, 3811, 3611, 3411,
554 3211, 3011, 2811, 2610, 2410, 2209, 2009, 1808,
555 1607, 1406, 1206, 1005, 804, 603, 402, 201
556 }

```

## main.c

```

1  #include      "fft.h"
2  #include <xtensa/tie/tie_fft.h>
3  #include      <stdio.h>
4  #include      <math.h>
5
6  #define D0_FFT_DIT  1
7  #define D0_FFT_DIF  1
8
9  #define M          3
10
11  //number of points
12  #define N          (1<M)
13
14  fixed real[N], imag[N];
15
16  int main()
17  {
18      int i;
19
20      for(i=0; i<N; i++)
21      {
22          real[i] = 1000*cos(i*2*3.1415926535/N);
23          imag[i] = 0;
24      }
25
26      printf("\nInput Data\n");
27      for (i=0; i<N; i++)
28      {
29          printf("%d: %d, %d\n", i, real[i], imag[i]);
30      }
31
32
33      //FFT DIT

```

```

34 #if (DO_FFT_DIT==1)
35     fix_fft_dit(real, imag, M, 0);
36
37     printf("\nFFT DIT\n");
38     for (i=0; i<N; i++)
39     {
40         printf("%d: %d, %d\n", i, real[i], imag[i]);
41     }
42
43 #else
44
45     //IFFT DIT
46     fix_fft_dit(real, imag, M, 1);
47
48     printf("\nIFFT DIT\n");
49     for (i=0; i<N; i++)
50     {
51         printf("%d: %d, %d\n", i, real[i], imag[i]);
52     }
53
54 #endif
55
56     //FFT DIF
57 #if (DO_FFT_DIF==1)
58     fix_fft_dif(real, imag, M, 0);
59
60     printf("\nFFT DIF\n");
61     for (i=0; i<N; i++)
62     {
63         printf("%d: %d, %d\n", i, real[i], imag[i]);
64     }
65
66 #else
67
68     //IFFT DIF
69     fix_fft_dif(real, imag, M, 1);
70
71     printf("\nIFFT DIF\n");
72     for (i=0; i<N; i++)
73     {
74         printf("%d: %d, %d\n", i, real[i], imag[i]);
75     }
76
77 #endif
78
79     return 0;
80 }

```

# Questions

*Which acceleration technique(s) has/have been used and why?*

- **SIMD:** Improved performance by implementing SIMD technique for efficient loading, storing, and computation of multiple data elements in a single instruction.
- **FLIX:** Improved hardware efficiency by implementing Flix technique for executing multiple instructions in parallel.
- **LookUp Table:** Leveraging the symmetry of the sine function to reduce the size of the hardware lookup table and enhance faster data retrieval.

*Which part of the FFT algorithm did you accelerate and why?*

- **FFT Shift Check:** Improved performance achieved by optimizing value range comparison in C code with hardware acceleration.
- **FFT Twiddle factor calculation:** Optimizing the computation of twiddle factors using TIE code from C. Hardware efficiency is improved for use in SIMD and Flix, resulting in enhanced performance.
- **FFT Butterfly node computation:** Hardware-accelerated computation of butterfly nodes in TIE code to enable parallel processing of multiple nodes, resulting in improved performance.
- **Load/Store:** Hardware acceleration of load/store address computation, along with the use of two Flix slots to load and store two 128-bit data in a single instruction

What is the impact on execution time (speedup)?

Execution time in terms of Cycle Count			
Configuration	Unoptimized C implementation (-o3)	Optimized TIE implementation using DIT (-o3)	Optimized TIE implementation using DIF (-o3)
FFT (M = 3; N = 8)	3,156	685 (Speed Up = 4.6)	714 (Speed Up = 4.4)
FFT (M = 8; N = 256)	224,562	44,892 (Speed Up = 5)	44,718 (Speed Up = 5)
FFT (M = 10; N = 1024)	9,667,196	211,202 (Speed Up = 45)	208,328 (Speed Up = 46)
IFFT (M = 3; N = 8)	4,146	726 (Speed Up = 5.7)	754 (Speed Up = 5.4)
IFFT (M = 8; N = 256)	288,185	48,718 (Speed Up = 5.9)	50,058 (Speed Up = 5.7)
IFFT (M = 10; N = 1024)	1,345,047	2226,874 (Speed Up = 5.9)	235,057 (Speed Up = 5.7)

What is the impact on the hardware (area)?

Our TIE area utilizes approximately 85,206 gates for DIT or DIF, with 4,988 for decode, muxing, and other functions and 80,218 for instructions, states, and register files.

When both DIT and DIF are used simultaneously, only 106,760 gates are needed due to shared resources.

What is the impact on the software (new instructions, the modified source code, compiler intrinsics)?

- Introducing new instructions resulted in implementing algorithm parts in TIE to help improve speedup.
- The inner loop of the FFT algorithm is restructured to fit the memory layout necessary for parallel load/store instructions.
- Compiler optimization is set to -o3, the highest optimisation level done by the compiler using advanced techniques. Also, the generated binary is smaller in size.



# Detailed Report

Conclude with an overall summary: Which combination of optimization and hardware acceleration strategies do you suggest, i.e., yields the best performance results or speed/area tradeoff? Summarize the experiences you gained with this task. *Step-by-step description (min 1. page, max 3 pages) of each optimization step that has been tried (even if no performance increase could be achieved):*

- *What software optimization or hardware acceleration strategies you tried?*
- *Refer your explanations to the C/TIE code making use of the line numbers*
- *How did the performance increase (or decrease)? If you obtain a performance decrease, explain why and due to which acceleration method.*
- *What are the costs for the performance increase?*
- *Make a tradeoff performance vs. increased costs.*

Conclude with an overall summary: Which combination of optimization and hardware acceleration strategies do you suggest, i.e., yields the best performance results or speed/area tradeoff? Summarize the experiences you gained with this task.

*This report describes the implementation of FFT and IFFT (inverse FFT) with Decimation-in-time (DIT) and decimation-in-frequency (DIF) networks. Performance analysis of the designs at progressive stages has been carried out. The optimized DIF and DIT implementations work for generic N points. The design goal for our implementation of the FFT kernel is low latency. Significant tradeoffs with area and power are expected from the beginning.*

*Profiling the provided C implementation of the FFT filter revealed that the two innermost for-loops with the butterfly computation chain are the major hotspots in the program. It is clearly evident that optimizing these loops with hardware acceleration techniques would enhance the speed of the FFT kernel significantly.*

*For the design's performance analysis, FFT- DIT with  $M = 8$  ( $N = 256$ ) has been selected with -an O3 optimization level. Before optimization, the FFT kernel consumes 224,562 clock cycles. We started our optimization by replacing the arithmetic operations in the loops with predefined TIE instructions. This way, the implementation of the arithmetic operations is optimized in hardware, and a noticeable speedup is achieved. However, this speedup was not significant enough to qualify as an optimization step, so the loop itself had to be optimized.*

Then the entire butterfly chain was replaced with hardware-optimized TIE instructions (TIE\_MUX, TIE\_ADD, etc.) in order to reduce the theoretical complexity of the function from  $O(N)$  to  $O(1)$ . This optimization provided a considerable speedup of approximately 2.5, and the loop component in the software was removed.

We also optimized the computation of the twiddle factors required for each stage of the butterflies using a Lookup table for the sin function. We realized that the sine table had redundant samples. By making use of the symmetry of the provided sin array, we reduced it to half of its original size (from 1024 samples to 512 samples). We also tried reducing it further by a factor of 2 (to 256 samples), but that led to certain complications affecting the functional correctness of the FFT kernel. So, in turn, we used a Lookup table of 512 entries. In some cases ( $M=3$ ), for the first two stages, we tried hard coding the twiddle factors.

Our next approach was to make use of SIMD operations. By exploiting data level parallelism in the FFT kernel through SIMD instruction, the performance of the FFT kernel could be improved significantly. We used SIMD operations, namely FFT\_SIMD\_LOAD (TIE: 429 -- 443) and FFT\_SIMD\_STORE\_SHUFFLE (TIE: 454 -- 461) to simultaneously load 8 input data and store the computed results in a shuffled order. We then focused on implementing multiple stages of the FFT kernel by making use of the multiple data available in a single vector.

Adapting the SIMD approach to compute the correct butterfly results required a thorough understanding of the C code. We realize that to adopt a generic 4-way SIMD method to calculate different stages of the FFT-DIT kernel, we require a minimum size of  $M = 3$  ( $N = 8$ ). Hence, to support lower data points, we implement customized hardware units that account for the first 3 stages of the FFT algorithm (TIE: 225 - 286). To implement the kernel for larger data points ( $M>3$ ), we created hardware units defined in [TIE: 287 - 302, 463 - 483].

For further optimization, we have used a Flix64 format instruction with three slots (slot\_0, slot\_1, slot\_2) and their corresponding slot opcodes (TIE: 486 - 489). Each slot opcode specifies the operation to be performed on the data in the corresponding slot. This way we could execute multiple FLIX instructions in parallel, improving the throughput significantly. Furthermore, we optimized the segment of the code, which computes whether scaling is required. For this, we repeatedly load multiple input values into the SIMD registers and calculate their absolute values using hardware, which in turn determines whether a shift is necessary (TIE: 385 - 408).

Thus, after all the above-mentioned optimization strategies, for  $M = 8$  ( $N = 256$ ), we could observe that the number of clock cycles required reduced from the initial 224,562 to 44,892. Thus, indicating a speedup of five. In terms of hardware costs, the utilization is 85,206 gates, out of which 4,988 are for decoding, muxing, and the rest are for instructions, states, and register files. These figures remain the same for larger  $M$  values as a result of hardware reuse. Similarly, for  $M = 10$  ( $N = 1024$  points), the total number of cycles reduced from 9,667,196 (unoptimized C program) to 211,202 (speedup = 45). From the above results, we can see that as the problem definition increases (for larger values of  $N$ ), the speedup increases exponentially.

As far as the Decimation-in-frequency (DIF) is concerned, we modified the provided DIT C program by changing the computational part of the FFT butterfly, shuffling of outputs, etc. For  $M = 8$  ( $N = 256$ ), the pure C implementation consumes 224,562 clock cycles. By using similar hardware accelerating techniques as in the case of DIT, we could notice a speedup of 5 (44,718 clock cycles). Problem scaling to larger  $M$  values reveals that DIT and DIF provide relatively similar speedup results.

**Summary:** *The main objective of the implementation is to improve the performance of the FFT algorithm, focusing on optimizing the computation of butterfly nodes and the calculation of twiddle factors, which are identified as the major hotspots in the algorithm. To achieve this objective, hardware acceleration techniques like FLIX, SIMD, etc., are used to enhance these spots, thus resulting in the improved overall performance of the FFT algorithm.*

*In conclusion, the best combination of software optimization and hardware acceleration strategies includes using SIMD and FLIX to improve throughput using parallelism. In this task, we have gained experience in analyzing the performance of FFT and IFFT algorithms using hardware architectures by identifying bottlenecks and opportunities for optimization and implementing and testing various optimization and hardware acceleration strategies.*

**Future Scope:**

- *Reduction of SIN Lookup table size to 256.*
- *Hardware reordering of inputs/outputs.*
- *Pipelining the critical paths to improve the design throughput.*
- *Increasing slots to accommodate more custom FLIX instructions.*