





```
vlsi@pc01:/home/vlsi
File Edit View Search Terminal Help
[vlsi@pc01 ~]$ su
Password:
[root@pc01 vlsi]# csh
[vlsi@pc01 vlsi]# source /home/install/cshrc

Welcome to Cadence tools Suite

[vlsi@pc01 vlsi]# virtuoso &
[1] 29802
[vlsi@pc01 vlsi]# *WARNING* file /root/CDS.log File is already locked by some other process.
```


```
vlsi@pc01:/home/vlsi
File Edit View Search Terminal Help
[vlsi@pc01 ~]$ su
Password:
[root@pc01 vlsi]# csh
[vlsi@pc01 vlsi]# source /home/install/cshrc

Welcome to Cadence tools Suite

[vlsi@pc01 vlsi]# virtuoso &
[1] 29802
[vlsi@pc01 vlsi]# *WARNING* file /root/CDS.log File is already locked by some other process.
```

```
Virtuoso® 6.1.8-64b - Log: /root/CDS.log.1
File Tools Options Help
cadence
(The selected file is in CSV format that cannot be loaded into ViVA. It is recommended to export the files in VCSV format if you want to reload them later.)
*WARNING* The directory: '/home/vlsi/Documents/Spinmodel_Library/Model_VG_S0T_MTJ_24062020/VGS0A_MTJ_veriloga/veriloga/VGS0T#2dMTJ#2ddeviation' does not exist but was defined in libFile '/home/install/FOUNDRY/cds.lib' for Lib 'VGS0T'.
mouse L: schSingleSelectPt() M: deNew() R: schHiMousePopUp()
1
```

RED HAT
ENTERPRISE
LINUX



- New
- Open...
- Import
- Export
- Refresh...
- Make Read Only...
- Bookmarks
 - 1 OIP_19_06 defectfree schematic
 - 2 defectfree ellips schematic
 - 3 defectfree square schematic
 - 4 defectfree cylinder_our_model schematic
 - 5 defectfree c_luu_cylinder schematic
 - 6 defectfree defectfree schematic
 - 7 TG TG schematic
 - 8 charan nmos schematic
 - 9 charan cm schematic
 - 0 charan CASCADEMIRROR schematic
- Save Data...
- Close Data...
- Exit...

Library...
Cellview...

@pc01:/home/vlsi

home/install/cshrc

uite

&

* file /root/CDS.log File is already locked by some ot

irtuoso® 6.1.8-64b - Log: /root/CDS.log.1

File Tools Options Help

cadence

(The selected file is in CSV format that cannot be loaded into ViVA. It is recommended to export the files in VCSV format if you want to reload them later.)
WARNING The directory: '/home/vlsi/Documents/Spinmodel_Library/Model_VG_50T_MTI_24062020/VG50A_MTI_veriloga/veriloga/VG50T#2dMTI#2ddeviation' does not exist
but was defined in libFile '/home/install/FOUNDRY/cds.lib' for Lib 'VG50T'.

mouse L: schSingleSelectPt()

M: deNew()

R: schHiMousePopUp()


vlsi@pc01:/home/vlsi


Virtuoso® 6.1.8-64b - Log: /root/C...


Virtuoso® Schematic Editor L Edit...


2 / 4


acer
































WITNR/VLSI&EMB LAB/MONITOR/1

V196HQL

Applications Places Add Instance

Launch File Edit View Create Check Options Window PVS Help

Basic

Navigator (7/5/X)

Schematic defectfree

OBJECTS

All

Instances 15

Nets

Pins

Nets and Pins

GROUPS

Cells

Types

Property Editor (7/5/X)

Schematic Attributes

Library O.P._19_06

Cell defectfree

View schematic

Mode unknown

Last Saved Wed Dec 3...

Locked By root@pc01

Units inch

mouse L: mouseAddPin

Point at location for the instance.

[130626_Files]

vsl@pc01/home/vsl

Virtuoso® 6.1.8-64b - Log: /root/C...

Virtuoso® Schematic Editor

R: schHi/MousePopUp

Cmd: Instance Sel: 0

Add Instance

free schematic *

cadence

Library analogLib

Browse

Cell port

View symbol

Names p4

Add Wire Stubs at:

all terminals registered terminals only

Array Rows 1 Columns 1

Rotate Sideways Upside Down

Port mode Normal HarmonicPort

Resistance 50 Ohms

Reactance

Port number

DC voltage

Source type sine

Frequency name 1

Frequency 1

Amplitude 1 (Vpk)

Amplitude 1 (dBm)

Phase for Sinusoid 1

Sine DC level

Delay time

Display second sinusoid


Dissolve multi-sin input


Hide


Cancel


Defaults


Help























Instances 20
Nets 9
Pins
Nets and Pins
GROUPS
Cells
Types

Property Editor

Schematic Attributes

Library	OIP_19_06
Cell	defectfree
View	schematic
Mode	☒ editable
Last Saved	Fri Jun 19 1...
Locked By	root@pc01
Units	inch

mouse L: schSingleSelectPt()

1(2)

[190626_Files]

vlsi@pc01:/home/vlsi

Virtuoso® 6.1.8-64b - Log...

Virtuoso® Analog Design En...

ADE L (1) - OIP_19_06 def...

Cmd: Sel: 0 Status: Ready T=27 C

☐ Choosing Analyses

Sweep Range

☒ Start-Stop

Start

1G

Stop

100G

☐ Center-Span

Sweep Type

Automatic

Linear

Logarithmic

Automatic

Add Points By File

Do Noise

☐ yes

☒ no

Mode

☒ Single-Ended

☐ Mixed In/Out

☐ Other

Enabled ☒

Options...


OK

Cancel

Defaults

Apply

Help



acer

Navigation pane showing the Schematic editor (defectfree) and the Property Editor (Attributes tab).

Navigation

- Schematic defectfree

OBJECTS

- All
- Instances 20
- Nets 9
- Pins
- Nets and Pins

GROUPS

- Cells
- Types

Property Editor

Library	OIP_19_06
Cell	defectfree
View	schematic
Mode	editable
Last Saved	Fri Jun 19 1...
Locked By	root@pc01
Units	Inch

mouse: L: schSingleSelectPti)

Simulation settings dialog box.

Frequency

- ☒ Frequency
- ☐ Design Variable
- ☐ Temperature
- ☐ Component Parameter
- ☐ Model Parameter
- ☐ None

Sweep Range

☒ Start-Stop Start: 1G Stop: 100G

☐ Center-Span

Sweep Type

Linear ☒ Step Size ☐ Number of Steps

Add Specific Points ☐

Add Points By File ☐

Do Noise

☐ yes ☒ no

Mode

☒ Single-Ended ☐ Mixed In/Out ☐ Other

Enabled ☒

Options...

OK Cancel Defaults Apply Help

