

02/06/26 kamineni Dhana Sri Keerthi

Working on: "Potential questions that can be asked from version 02 APT."

Q1 What is comparative study in this?

- A 1.1 The study Compares different approaches for modeling pinhole defects in GS TSV'S 02
- 1.2 In this work we will model GS TSV pinhole defect as RLC model and provide more comprehensive electrical characterization as well as performance analysis.
- 1.3 Then we will compare this RLC model Electrical characterization with previous model like RL & C_{leak} model.

Q2 What are GS TSV'S?

- A G_n S G_n — it acts like sound proof
- are connect to ground and placed around S.
- carries data single
- Reduces noise
 - Reduce crosstalk
 - improve signal Integrity.
 - Improve "freq" performance.

Q3 What is electrical characterization

- A It is a process of evaluating the electrical performance of TSV using or measuring diff. electrical parameters


✓ S_{11}, S_{12} , Leakage current, leakage power, Noise, delay cross talk.

3.2 Noise: unwanted electrical disturbance that changes original output.

crosstalk: $V \rightarrow 1V$ (idea) $V \rightarrow 0.94V$ (unwanted)

→ signal in one TSV intercepts the signal of other TSV.

→ In this what comparative study we are doing



Q4 How via last is connected to what we are designing [RLC]

- Via F, M, L
- why choose last
- How via last is connected to this RLC modelling of pinhole defect.

Q5 Fabrication

wafers selection — orientation (Miller dices) + thickness

↓
Lithograph get via location

↓
DRIE via formation. itchs with very high aspect ration [depth: width]

↓
Ins Barrier → seed layer — Cofilling.

02 Working on Equations

01 Inductance

- 01 Self [If one TSV present]
- 02 Mutual [If two or more TSV are present]

03 Capacitance

- 01 7 types of capacitance.

01 why we are choosing a cylindrical TSV.

04 An defect circuit diagram

- 01 Modelling & Simulation Reference paper.
- 02 Multitone dither.

05 why choosing π

01 Why we are choosing cylindrical TSV Before moving towards equations?

01 Easier fabrication: DRIE naturally produces nearly circular holes.

02 Uniform Electric field Distribution: field lines spread symmetrical around TSV & reduces the field concentration at edges.

03 Lower stress concentration. Single a cylinder have sharp corners which reduces stress Electric stress.

02 Inductance. (TSV)

2.1 Self inductance.

Single TSV $\rightarrow R L G C$

Multiple TSV $\rightarrow \underline{I} R L G C$

$\underline{I} \rightarrow H I$

$\underline{I} \rightarrow M C$

Inductance

Self (Single TSV)

Mutual (Two TSVs)

1 Self (general equation of L of cylinder)

$$L = \frac{\mu_0 \mu_r}{2\pi} \ln \left[\frac{b}{a} \right]$$

length of cylinder $\leftarrow$ $\frac{\mu_0 \mu_r}{2\pi}$ $\ln \left[\frac{b}{a} \right]$ $\rightarrow$ reference distance. outer radius $\leftarrow$ return path & goes path distance.

$\rightarrow$ For an isolated cylinder


$$L = \frac{\mu_0 \mu_r}{2\pi} \left[\ln \left(\frac{2L}{r} \right) - 1 \right]$$

$$\Rightarrow B(r) = \frac{\mu I}{2\pi r} \rightarrow \text{magnetic field}$$

$\Rightarrow \int B(r) dr \rightarrow$ inductance (stored M field)

* $\ln \rightarrow$ tells us how much space is available for magnetic field to spread around.

$$L_{TSV} = \left(\frac{1}{2} \right) \left(\frac{\mu_0 \mu_r TSV (h_{TSV})}{2\pi} \right) \ln \left[\frac{R_{TSV}}{r_{TSV}} \right]$$



2 Mutual Inductance.

TSV $\mu_0 \mu_r$ TSV

L_{Mutual}

$$= \frac{\mu_0 \mu_{TSV}}{2\pi} \left[\ln \left(\frac{2L_{TSV}}{S_{TSV}} \right) - 1 \right]$$

→ general

general

$$L = \frac{\mu l}{2\pi} \left[\ln \left(\frac{2l}{s} \right) - 1 \right]$$

l → length of cylinder

s → ~~radius of cylinder~~ centre to centre between two TSV.

$$L_M = \frac{\mu_0 \mu_{TSV}}{2\pi} \left[\ln \left(\frac{2L_{TSV}}{S_{TSV}} \right) - 1 \right]$$

Signal

Capacitance formula.

P_i
 (T)
 L } Network



lumped

distributed


} models.

Types of Networks.


L network:



T-Network.



Π Network



Types of models {Electrical}

01 lumped model

02 distributed model.
(Elements)

lumped → which are separable

Ex: Resistors, Inductors, Capacitor.

distributed → which are un-separable

Ex: Transmission line (RLC model)