

KEERTHI RAJ M P

ECE STUDENT

HMT layout bengaluru | keerthikeerthi4871@gmail.com |

SUMMARY

Motivated and curious 2nd year engineering student with a foundation in C++ programming and hands on experience in full-stack web development. recently ventured into hardware design, gaining familiarity with Verilog HDL and digital logic concept. Basic knowledge of PCB design in Eagle software.

TECHNICAL SKILLS

Frontend Development (HTML, CSS,JS)	C++, Basics in c
Backend development (Node, Express)	Data Structure and Algorithms
DataBase (MongoDB, MySQL)	Eagle (PCB design)
Framework (Bootstrap, Tailwind)	VHDL, Basics in Electronics.

PROJECT OVERVIEW

WanderNest - A Hotel Booking Webpage

- This is secure hotel booking webpage. Users can register and log in with secure credentials.
- Authenticated users can add new hotels and delete their listings. Each hotel includes images, pricing, location and user reviews
- Technology Stack : HTML, CSS, JS, Node, Express, Mongo.

RuralCapita - Rural Finance Empowerment Platform

- Built a finance based platform for rural users featuring income-expenses tracking, SIP calculators, daily financial news, services.
- Main focused on loan awareness and industrialist mentorship for rural empowerment.
- Technologies Used : Node.js, Express, MongoDB, React .

Automatic Water Level Control System

- Designed an automatic water level control system using ultrasonic sensors and Arduino.
- Programmed the Arduino to monitor real time water levels and control the motor accordingly.
- Enhanced water efficiency by preventing tank overflow and dry motor operation.

EDUCATION

Bachelor Of Engineering

Oct 2023 - Jun 2027

M S Ramaiah Institute Of Technology, Bengaluru

- Electronics and Communication Engineering.
- 9.31 / 10

Pre University College

Aug 2021 - May 2023

STG PU College

- PCMB
- 94.83 / 100

ADDITIONAL INFORMATION

- **Languages:** English, Kannada.
- **Certifications:** PCB design workshop, Full Stack Web Development.
- **Awards/Activities:** Under 10 in FIN-A-THON (2024), Participated In IEEE Circuit Design competition, Active Participation in NSS.