

Sheet1

GENERAL BUS LAYOUT						
A-row			C-row			
1	GND		1	GND		
2	GND		2	GND		
3	AUX#1 DIV #5	S	3	AUX#2 DIV #6	S	
4	B_SYS DIV #4	B	4	XFEXX (EXT-)	B	
5	DATA 0	B	5	DATA 1	B	
6	DATA 2	B	6	DATA 3	B	
7	DATA 4	B	7	DATA 5	B	
8	DATA 6	B	8	DATA 7	B	
9	ADDRESS 0	B	9	ADDRESS 1	B	
10	ADDRESS 2	B	10	ADDRESS 3	B	
11	ADDRESS 4	B	11	ADDRESS 5	B	
12	ADDRESS 6	B	12	ADDRESS 7	B	
13	ADDRESS 8	B	13	ADDRESS 9	B	
14	ADDRESS 10	B	14	ADDRESS 11	B	
15	ADDRESS 12	B	15	ADDRESS 13	B	
16	ADDRESS 14	B	16	ADDRESS 15	B	
17	ADDRESS 16	B	17	ADDRESS 17	B	
18	ADDRESS 18	B	18	ADDRESS 19	B	
19	GND		19	GND		
20	E CLOCK	B	20	R/W	B	
21	RESET_IN	S	21	VMA	B	
22	BS	B	22	BA	B	
23	Q CLOCK	B	23	AUX#5 DIV #4	S	
24	R/W DMA(IN)	B	24	MRDY	B	
25	HALT	B	25	BREQ	B	
26	FIRQ	B	26	IRQ	B	
27	NMI	B	27	VMA_DMA(IN)	B	
28	AUX#6 DIV #3	S	28	AUX#7 DIV #7	S	
29	SIGNAL#1	S	29	SIGNAL#1	S	
30	SIGNAL#2 (SIG30)	S/B	30	SIGNAL#2 (SIG30)	S/B	
31	+5V		31	+5V		
32	+5V		32	+5V		
	bus	B			B	
	single/individual	S			S	
Note:	SIGNAL#1 and SIGNAL#2 may be used to pass +12V/-12V/+3V3					
	or master BAUD clock over the bus					
	Signals Aux#x are per backplane slot defineable					
	Be careful when you have a mix of these signals on the backplane!!					

BOARD SPECIFIC wiring					
CPU CARD					
A-row			C-row		
4	B_SYS	B	4	XFEXX	B
			23	RESET_IN	S
MONITOR CARD					
3	SELECT_F100-F17F(DIV5)	S	3	SELECT_F180-F1FF(DIV6)	S
4	B_SYS	B	4	XFEXX	B
			23	SELECT_F080-F0FF(DIV4)	S
28	SELECT_F008-F07F(DIV3)	S	28	SELECT_F200-F3FF(DIV7)	S
30	SIGNAL#2 (1228.8kHz)	S/B	30	SIGNAL#2 (1228.8kHz)	S/B
IDE CARD					
			23	SELECT_IN	S
4 PORT SERIAL					
			23	SELECT_IN	S
30	SIGNAL#2 (1228.8kHz)	S/B	30	SIGNAL#2 (1228.8kHz)	S/B
IOP					
3	LOCAL_RESET	S	23	SELECT_IN	S
29	SIGNAL#1	S	29	SIGNAL#1	S
30	SIGNAL#2 (1228.8kHz)	S/B	30	SIGNAL#2 (1228.8kHz)	S/B
GPP					
3	LOCAL_RESET	S			
29	SIGNAL#1	S	29	SIGNAL#1	S
30	SIGNAL#2 (1228.8kHz)	S/B	30	SIGNAL#2 (1228.8kHz)	S/B
wiring may be needed between certain 'S' points					
#DIV3 Serial/Parallel/Experimental interfaces					
#DIV4					
#DIV5 IDE/SASI disk controllers					
#DIV6					
#DIV7 IOP/UIO interfaces					
RESET_IN is already connected on BP7					

GPP IOBUS LAYOUT						
odd - row			even - row			
1	GND		2	GND		
3	DATA 0		4	DATA 1		
5	DATA 2		6	DATA 3		
7	DATA 4		8	DATA 5		
9	DATA 6		10	DATA 7		
11	ADDRESS 0		12	ADDRESS 1		
13	ADDRESS 2		14	ADDRESS 3		
15	ADDRESS 4		16	ADDRESS 5		
17	ADDRESS 6		18	ADDRESS 7		
19	ADDRESS 8		20	ADDRESS 9		
21	GND		22	GND		
23	E CLOCK		24	R/W		
25	CPU RES		26	Q CLOCK		
27	CPU BS		28	CPU BA		
29	CPU HALT		30	CPU IRQ		
31	CPU FIRQ		32			
33			34			
35	BUFF'd 1.228		36			
37	SEL1		38	SEL2		
39	VCC		40	VCC		
	BUFF'd 1.228	Interval timer clock				

IOP IOBUS LAYOUT					
	odd - row			even - row	
	1	GND		2	GND
	3	DATA 0		4	DATA 1
	5	DATA 2		6	DATA 3
	7	DATA 4		8	DATA 5
	9	DATA 6		10	DATA 7
	11	GND		12	GND
	13	ADDRESS 0		14	ADDRESS 1
	15	ADDRESS 2		16	ADDRESS 3
	17	ADDRESS 4		18	ADDRESS 5
	19	ADDRESS 6		20	PIN
	21	ADDRESS 7		22	GND
	23	E CLOCK		24	GND
	25	R/W		26	GND
	27	CPU RES		28	GND
	29	IO SELECT		30	GND
	31	CPU MRDY		32	N.C.
	33	GND		34	CPU IRQ
	35	BUFF'd 1.228		36	SIG30A
	37	VCC		38	VCC
	39	VCC		40	VCC
		BUFF'd 1.228	baudrate clock		