


538 Spring 2020  
Analog Circuits for Sensor Systems  
University of Washington Electrical & Computer Engineering

Instructor: Jason Silver  
Homework #5 (40 points)  
Due Saturday, May 9, Submit on Canvas

Please show your work.

**Problem 1: Difference Amplifier Analysis**




**Figure 1. Difference Amplifier**

A difference amplifier is driven by a sensor with source impedance  $R_s$ . Let  $R_f = 10\text{k}\Omega$  and  $R_i = 100\Omega$ . Assume ideal opamp behavior.

- a) (5 points) Derive an expression and determine a value for the DC differential input impedance  $Z_{in}$  of the amplifier. Determine the source impedance  $R_s$  that results in a maximum of 0.1% attenuation of the input voltage.

(5 points) Simulate the amplifier in Ltspice using the UniversalOpamp2 component (default parameters). Plot  $Z_{in}$  up to 10MHz using AC analysis to show how it varies as a function of opamp gain.



bottom input:

$$\Delta I^- = \frac{-\frac{\Delta V_{id}}{2}}{R_f + R_i}$$

Opamp:

$$V_f = V^- = \frac{-\frac{\Delta V_{id}}{2} \cdot R_f}{R_f + R_i}$$

top input:

$$\frac{\Delta V_{id}}{2} \cdot \frac{1}{R_i} \left( 1 + \frac{R_f}{R_f + R_i} \right) = \Delta I^+$$

$$\Delta I^+ - \Delta I^- = \frac{\Delta V_{id}}{2} \cdot \frac{1}{R_i} \left( \frac{2R_f + R_i}{R_f + R_i} \right) + \frac{\Delta V_{id}/2}{R_f + R_i}$$

$$\Delta I^+ - \Delta I^- = \frac{\Delta V_{id}/2 \left( \frac{2R_f}{R_i} + 2 \right)}{R_f + R_i}$$

$$= \Delta V_{id}/2 \left( \frac{2R_f/R_i + 2}{R_f + R_i} \right)$$

$$Z_{in} = \frac{\Delta V_{id}}{\Delta I} = \frac{\Delta V_{id}}{\frac{\Delta V_{id}}{2} \left( \frac{2R_f/R_i + 2}{R_f + R_i} \right)} = \frac{R_f + R_i}{R_f/R_i + 1} = R_i //$$

for  $R_i = 100\Omega$  and  $R_f = 100\Omega$ ,  $\boxed{Z_{in} = 100\Omega}$


$$V_{id} = \frac{Z_{in}}{R_s + Z_{in}} V_s = 0.999 V_s$$

$$Z_{in} = 0.999 (R_s + Z_{in})$$

$$0.001 Z_{in} = 0.999 R_s \Rightarrow$$

$$R_s \leq 100.1 \text{ m}\Omega$$

b.



## Problem 2: Instrumentation amplifier analysis




Figure 2. Instrumentation amplifier

Assume the above opamps have a DC gain of 120dB and an  $f_T$  of 1MHz. Nominal resistance values are  $R_{fp} = R_{fm} = 4.95\text{k}\Omega$ ,  $R_G = 100\Omega$ , and  $R_1 = R_2 = 10\text{k}\Omega$ , all with 0.1% tolerance.

- a) (5 points) Determine the differential DC gain of the amplifier and the closed-loop bandwidth. Ignore resistor mismatch.

1<sup>st</sup> stage :

$$V_{op} = A_o (V_{ip} - V_p^-)$$

$$V_{om} = A_o (V_{im} - V_m^-)$$

$$\textcircled{1} \quad I_G = \frac{V_p^- - V_m^-}{R_G} = \frac{V_{ip} - V_{op}/A_o}{R_G} = \frac{V_{im} - V_{om}/A_o}{R_G}$$

$$\textcircled{2} \quad V_{op} = V_p^- + I_G \cdot R_f \quad ; \quad V_{om} = V_m^- - I_G \cdot R_f$$

$$\textcircled{3} \quad V_{op} - V_{om} = V_p^- - V_m^- + 2 I_G R_f$$

$$= (V_{ip} - V_{im}) \left( 1 + \frac{2 R_f}{R_G} \right) - \frac{(V_{op} - V_{om})}{A_o} \left( 1 + \frac{2 R_f}{R_G} \right)$$

$$\frac{V_{op} - V_{om}}{V_{ip} - V_{im}} = \frac{\left(1 + \frac{2R_f}{R_b}\right)}{1 + \frac{1}{A_0} \left(1 + \frac{2R_f}{R_b}\right)} = \frac{A_0}{1 + \beta A_0}$$

$$f_{3dB,CL} \approx f_T \cdot \beta = \frac{1\text{MHz}}{100}$$

where  $\beta = \frac{1}{1 + \frac{2R_f}{R_b}}$

$$= \boxed{10\text{kHz}}$$

b) (5 points) Based on the value of  $f_T$ , what is the closed-loop gain error at 100Hz? Ignore mismatch.

$$A_{CL}(s) = \frac{A_0}{1 + s\tau + \beta A_0} \approx \frac{1/\beta}{1 + s\tau_{CL}}$$

$$|A_{CL}(s)| = \frac{1/\beta}{\sqrt{1 + \omega^2/\omega_{3dB}^2}}, \quad \tau_{CL} = \frac{\tau}{\beta A_0}, \quad \omega_{3dB} \approx \beta \omega_T$$

$$@ \omega = 2\pi \cdot 100\text{Hz}, \quad |A_{CL}(j\omega)| = 99.995 \text{ V/V}$$

$$\delta_G = \frac{100 - 99.995}{100} \times 100\% = \boxed{0.005\%}$$

- c) (5 points) Including the effect of resistor mismatch, what are the CMRR and the worst-case DC gain error? Assume infinite opamp open-loop gain.

$$CMRR = 20 \log_{10} \underbrace{\left( \frac{A_{v2} + 1}{4 \times \epsilon} \right)}_{CMRR_2} + \underbrace{40 \text{ dB}}_{CMRR_1}$$

$$= 20 \log_{10} \left( \frac{2}{4 \times 0.001} \right) + 40 \text{ dB}$$

$$= \boxed{94 \text{ dB}}$$

$$A_{v1} \text{ error} : 100\% \times 100 - \frac{\left[ \frac{9.9k(1.001)}{100(1-0.001)} + 1 \right]}{100}$$

$$= \boxed{0.2\%}$$

$$A_{v2} \text{ error} : \left( \frac{1.001 \times R_2}{(1-0.001) \times R_1} - 1 \right) \times 100\%$$

$$= 0.2\%$$



$$WC \text{ gain error of } \boxed{0.4\%}$$

- d) (5 points) Assume  $U_1$  and  $U_2$  have min/max input offset voltages of  $\pm 100\mu\text{V}$  but are otherwise identical. What is the maximum allowable offset of  $U_3$  to achieve a worst-case input-referred offset (the offset at  $V_{out}$  divided by the differential gain) of  $250\mu\text{V}$ ? Ignore resistor mismatch.

WC for input offset:  $V_{OS1} = \pm 100\mu\text{V}$   
 $V_{OS2} = \mp 100\mu\text{V}$

$$V_{OS1,2out} = 100\text{V/V} \times 200\mu\text{V} = 20\text{mV}$$

$$V_{OS,out} \leq 25\text{mV} \Rightarrow V_{OS3,out} \leq 5\text{mV}$$



$$V_{OS3,out} = \left(1 + \frac{R_2}{R_1}\right) V_{OS3} \leq 5\text{mV}$$

$$|V_{OS3}| \leq \frac{5\text{mV}}{2} = 2.5\text{mV}$$



- e) (10 points) Simulate the instrumentation amplifier in Ltspice using the UniversalOpamp2 component with appropriate Avol, GBW, and Vos values. Provide the following in your submission:
1. Image of your schematic showing the DC operating point (DC voltages at all nodes). Use the worst-case mismatch condition for the resistors. How much is the offset affected by resistor mismatch?
  2. Plot showing the closed loop gain error at 100Hz using WC analysis. You can do this by selecting 'list' for the sweep type under AC analysis. Note that you need to run 128 iterations ( $2^7$ , where 7 is the number of resistors) to cover all mismatch combinations. Compare the contributions to gain error from finite opamp gain and resistor mismatch (i.e. which effect is more significant?).
  3. Bode plots demonstrating closed-loop differential gain/phase and closed-loop common-mode gain/phase. For common-mode gain you should use the worst-case mismatch condition for the resistors.