### **EE 332: Devices and Circuits II**

**Lecture 5: Current Mirrors** 


Prof. Sajjad Moazeni

smoazeni@uw.edu

Autumn 2022

#### **Basic Current Source**

Ideal Current Source: ?





Assuming M1 is in saturation, we can write

$$I_{out}pproxrac{1}{2}\mu_{n}C_{ox}rac{W}{L}\left(rac{R_{2}}{R_{1}+R_{2}}V_{DD}-V_{TH}
ight)^{2}$$

- The threshold voltage may vary by 50 to 100 mV from wafer to wafer
- Both µn and VTH exhibit temperature dependence
- We must seek other methods of biasing MOS current sources.

### Copying currents (Current Mirroring)





- Use of a reference to generate various currents.
- Two identical MOS devices that have equal V<sub>GS</sub> and operate in saturation carry equal currents
  - Can change the ratio with W/L
- Distributed "Ref" can be eventually in either Voltage or Current domain.
  - What are the Pros/Cons of each?


#### **Basic Current Mirror**

Neglecting channel-length modulation (CLM), we can write

$$I_{REF} = rac{1}{2} \mu_n C_{ox} \left(rac{W}{L}
ight)_1 (V_{GS} - V_{TH})^2$$

$$I_{out} = rac{1}{2} \mu_n C_{ox} \left(rac{W}{L}
ight)_2 (V_{GS} - V_{TH})^2$$

$$I_{out} = rac{(W/L)_2}{(W/L)_1} I_{REF}$$




- Allows precise copying of the current with no dependence on process and temperature
- How would Channel-Length Modulation will impact this result?

### **Example**


• Calculate the small-signal voltage gain of the circuit shown in Figure.

$$I_{D2} = I_{D1}$$
  
 $I_{D3} = I_{D2}(W/L)_3/(W/L)_2$ 

• 
$$A_{V} = ?$$



### **Cascode Current Mirrors**




$$I_{D1} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right)_1 (V_{GS} - V_{TH})^2 (1 + \lambda V_{DS1})$$

$$I_{D2} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right)_2 (V_{GS} - V_{TH})^2 (1 + \lambda V_{DS2})$$

$$\frac{I_{D2}}{I_{D1}} = \frac{(W/L)_2}{(W/L)_1} \cdot \frac{1 + \lambda V_{DS2}}{1 + \lambda V_{DS1}}$$


- While  $V_{DS1}=V_{GS1}=V_{GS2},\,V_{DS2}$  may not equal  $V_{GS2}$
- We can (a) force  $V_{DS2}$  to be equal to  $V_{DS1}$ , or (b) force  $V_{DS1}$  to be equal to  $V_{DS2}$ .

### First Approach



- A cascode device can shield a current source, thereby reducing the voltage variations across it.
- But, how do we ensure that VDS2 = VDS1?
- We must generate Vb such that Vb Vgs3 = Vps1(= Vgs1)

## **Example**





the minimum allowable voltage at node P is equal to

$$V_N - V_{TH} = V_{GS0} + V_{GS1} - V_{TH}$$
  
=  $(V_{GS0} - V_{TH}) + (V_{GS1} - V_{TH}) + V_{TH}$ 

- The cascode mirror "wastes" one threshold voltage in the headroom.
- Because VDS2 = VGS2, whereas VDS2 could be as low as VGS2-VTH while maintaining M2 in saturation.


### Approach summary





- In Fig(a), Vb is chosen to allow the lowest possible value of VP but the output current does not accurately track IREF.
- In Fig(b), a higher accuracy is achieved, but the minimum level at P is higher by one threshold voltage.

### Second Approach




- Consider the branch shown in Fig. 5.16(b)
- As a candidate and write Vb = VGS5 + R6I6.

$$R_1 I_{REF} \approx V_{TH1}$$

$$V_b = V_{GS3} + (V_{GS1} - V_{TH1})$$


- Thus, from a small-signal point of view, the combination is close to a diode-connected device.
- But ...
- (1) It may be difficult to guarantee that  $R_1 I_{REF} pprox V_{TH1}$
- (2) The generation of  $V_b$  is not straightforward.

#### Generate Vb




- Consider the branch shown in Fig(b) as a candidate and write  $V_b = V_{GS5} + R_6I_6$ .
- Choose I<sub>6</sub> and (W/L)<sub>5</sub> such that: V<sub>GS5</sub> = V<sub>GS3</sub>
- However, the condition  $R_6I_6 = V_{GS1} V_{TH1} = V_{GS1} R_1I_{REF}$  is hard to meet.
  - This condition translates to:  $R_6I_6 + R_1I_{REF} = V_{GS1}$

#### Generate Vb



- It is now possible to ensure that VGS6 and VGS1 track each other.
- For example, we may simply choose  $I_6 = I_{REF}$ ,  $R_6 = R_1$ , and  $(W/L)_6 = (W/L)_1$

### Another circuit topology



In this case


$$V_{DS1} = V_b - V_{GS0}$$


- Must have  $V_b V_{TH0} \le V_X (= V_{GS1})$  for M0 to be saturated and  $V_{GS1} V_{TH1} \le V_A (= V_b V_{GS0})$  for M1 to be saturated.
- A solution exists if  $V_{GS0} + (V_{GS1} V_{TH1}) \le V_b \le V_{GS1} + V_{TH0}$
- We must therefore size  $M_0$  to ensure its overdrive is well below  $V_{TH1}$ .

# How to generate V<sub>b</sub>

- In figure (a):
  - Need V<sub>b</sub>=  $V_{GS0}+(V_{GS1}-V_{TH1})$
- So we need to ...

$$V_{GS5} pprox V_{GS0}$$
  $V_{DS6} = V_{GS6} - R_b I_1 pprox V_{GS1} - V_{TH1}$ 






- Some inaccuracy nevertheless arises because M<sub>5</sub> does not suffer from body effect whereas M<sub>0</sub> does.
- Also, the magnitude of R<sub>6</sub>xI<sub>1</sub> is not well-controlled.
- A simpler alternative is shown in Fig (b)


### **Practical Current Distribution**

#### **Active Current Mirrors**



- A five-transistor "operational transconductance amplifier" (OTA).
- Note that the output is single-ended, hence the circuit is sometimes used to convert differential signals to a single-ended output.


## Diff Pair + Active Mirror Load




- We may simply discard one output of a differential pair as shown above
- What is the small-signal gain?

$$|A_v| = \frac{g_{m1}}{2} [(2r_{O2}) || r_{O4}]$$

# Second Approach





We calculate Vp /Vin and Vout/Vp

$$\frac{V_P}{V_{in}} = \frac{R_{eq}||r_{O1}|}{R_{eq}||r_{O1} + \frac{1}{g_{m1}}} \qquad R_{eq} = \frac{r_{O2} + r_{O4}}{1 + g_{m2}r_{O2}}$$


$$\frac{V_P}{V_{in}} = \frac{g_{m1}r_{O1}(r_{O2} + r_{O4})}{(1 + g_{m1}r_{O1})(r_{O2} + r_{O4}) + (1 + g_{m2}r_{O2})r_{O1}}$$

Calculate Vout/Vp


$$\frac{V_{out}}{V_P} = \frac{(1 + g_{m2}r_{O2})r_{O4}}{r_{O2} + r_{O4}}$$

$$\frac{V_{out}}{V_P} = \frac{(1 + g_{m2}r_{O2})r_{O4}}{r_{O2} + r_{O4}} \qquad \frac{\frac{V_{out}}{V_{in}}}{\frac{2r_{O2}r_{O4}}{2r_{O2} + r_{O4}}} = \frac{g_{m2}r_{O2}r_{O4}}{\frac{2r_{O2} + r_{O4}}{2r_{O2}}} = \frac{g_{m2}r_{O2}r_{O4}}{\frac{2r_{O2} + r_{O4}}{2r_{O2}}}$$


### **Differential Pair with Active Load**



- The small-signal drain current of M1 is "wasted."
- It is desirable to utilize this current with proper polarity at the output.
- This can be accomplished by the five-transistor OTA, M3 enhances the gain.
- The five-transistor OTA is also called a differential pair with active load.




### Large-Signal Analysis




- If  $V_{in1}$  is much more negative than  $V_{in2}$ ,  $V_{out} = 0$ .
- As V<sub>in1</sub> approaches V<sub>in2</sub>, the output voltage then depends on the difference between I<sub>D4</sub> and I<sub>D2</sub>. For a small difference between V<sub>in1</sub> and V<sub>in2</sub>, both M2 and M4 are saturated, providing a high gain.
- As  $V_{in1}$  becomes more positive than  $V_{in2}$ , allowing  $V_{out}$  to rise and eventually driving M4 into the triode region .


### **Small-Signal Analysis**



- With small differential inputs, the voltage swings at nodes F and X are vastly different.
- The effects of VF and Vx at node P (through ro1 and ro2, respectively) do not cancel each other and this node cannot be considered a virtual ground.

### **Approximate Analysis**






Node P can be approximated by a virtual ground.

$$I_{D1} = |I_{D3}| = |I_{D4}| = g_{m1,2}V_{in}/2$$
  
 $I_{D2} = -g_{m1,2}V_{in}/2$   
 $I_{out} = -g_{m1,2}V_{in}$   
 $|G_m| = g_{m1,2}$ 

# Calculation of R<sub>out</sub>



- Any current flowing intoM1 must flow out of M2, and the role of the two transistors can be represented by a resistor  $R_{XY} = 2r_{O1,2}$
- The current drawn from  $V_x$  by  $R_{xy}$  is mirrored by M3 onto M4 with unity gain.

$$I_X = \frac{V_X}{2r_{O1,2} + \frac{1}{g_{m3}}||r_{O3}|} \left[ 1 + \left( \frac{1}{g_{m3}}||r_{O3} \right) g_{m4} \right] + \frac{V_X}{r_{O4}}$$

• For  $2r_{O1,2} \gg (1/g_{m3}) ||r_{O3}||$ 


$$R_{out} \approx r_{O2} || r_{O4}$$

### Headroom Issues


- The five-transistor OTA does not easily lend itself to low-voltage operation.
- The value of I<sub>1</sub> must be much less than Iss/2 and
- Insert a resistor in series with the gate and draw a constant current from it.

$$R_1I_1 \leq V_{TH3}$$

Now V<sub>F</sub> can be larger than V<sub>G</sub>




### **Common-Mode Properties**



$$A_{CM} = \frac{\Delta V_{out}}{\Delta V_{in,CM}}$$

$$A_{CM} \approx \frac{-\frac{1}{2g_{m3,4}} \left\| \frac{r_{O3,4}}{2} \right\|}{\frac{1}{2g_{m1,2}} + R_{SS}}$$
$$= \frac{-1}{1 + 2g_{m1,2} R_{SS}} \frac{g_{m1}}{g_{m3}}$$

#### **CMRR**




(a) Simplified circuit of Fig. 5.37, (b) equivalent circuit of (a).

CMRR = 
$$\left| \frac{A_{DM}}{A_{CM}} \right|$$
  
=  $g_{m1,2}(r_{O1,2} || r_{O3,4}) \frac{g_{m3,4}(1 + 2g_{m1,2}R_{SS})}{g_{m1,2}}$   
=  $(1 + 2g_{m1,2}R_{SS})g_{m3,4}(r_{O1,2} || r_{O3,4})$ 


• Even with perfect symmetry, the output signal is corrupted by input CM variations.

### **Biasing Techniques**



- Simple CS Stage
  - How do we ensure that VB does not "fight" Vin?
- Couple Vin capacitively and establish a high impedance for VB.
- Node X in Fig (b) must have a dc path to a voltage.
- The bias voltage must be generated by a diode-connected device
- Typically select IB about one-tenth to one-fifth of ID1 so as to minimize the power.

### **Direct Coupling**



Direct coupling between two stages.

- Possible to remove the input coupling capacitor and provide the bias voltage from the preceding stage?
- The bias conditions of M1 are influenced by those of M2.
- The PVT variations are amplified.
- One can employ direct coupling between two stages if each has a low gain.