


Full Name: .....

Grade: ..... /100

SID : .....

Assume for all the problems:  $L=65\text{nm}$ ,  $V_{DD}=1.2\text{V}$ ,  $|V_{th_{n,p}}|=0.3\text{V}$ ,  $\mu_n C_{ox} = \frac{0.5\text{mA}}{\text{V}^2}$ ,  $\mu_n = 2\mu_p$ ,  $\lambda_p = \lambda_n = 0.1\text{V}^{-1}$ ,  $\gamma = 0$  for both NMOS and PMOS devices, and  $V_{od}=V_{GS}-V_{th}$ .

1. (25 pts) For the current mirror shown below assume:  $I_{Ref} = 100\mu\text{A}$  and *all transistors have the  $V_{od}$  of 0.2V*.




- a) What should be the ratio of  $(W/L)_1/(W/L)_2$  to provide an  $I_{out}$  of 1mA?
- b) What is the minimum  $V_{out}$  (as a function of  $V_b$ ) ? What can be the minimum  $V_b$  value to make sure all devices remain in saturation? Given this  $V_b$  value, what would be the minimum acceptable  $V_{out}$ ?

c) What should be the value of  $R$  to ensure  $V_b$  will be at the optimal value from part b?

d) If there will be a fabrication error of 20% increase in the value of the resistor  $R$ , will the current mirror be still functional? Why?

2. (35 pts) An op-amp is configured to provide gain ( $V_o/V_s$ ) of 5V/V to a  $R_L = 1k\Omega$  load. Model the op-amp with the following parameters:

- $R_{in} = \infty$  (ideal)
- $R_{out} = 0$  (ideal)
- $A_0 = 100$  (not infinite)
- $f_0 = 10MHz$  (not ideal: finite 3dB-bandwidth frequency)



a) What should be the ratio of  $R_2/R_1$  to achieve the target close-loop gain assuming amplifier has an infinite gain.

b) How does the closed-loop gain change if  $R_s$  or  $R_L$  changes?

c) What's the gain error due to the non-infinite gain of amplifier?


d) What's the approximate 3dB bandwidth? *Hint:* You do not need to derive this result but simply state it from what you know about feedback amplifiers.

e) What's the unity-gain bandwidth for the closed-loop amplifier?

f) Plot the magnitude Bode plot for closed-loop gain.

g) if  $R_{out}$  of OpAmp is non-zero with a value of  $100\Omega$ , calculate the output impedance assuming no loading effect  $R_1$  &  $R_2$ .

3. (40 pts) For the fully differential amplifier shown below **all transistors** have the nominal channel length of **65nm** and should be biased such that  $V_{od} = 0.2V$ :



$$C_L = 1pF, I_{Ref} = 100\mu A$$

a) For  $I_{ss}$  to be 2mA, Find W for  $M_{7-10}$  transistors.

b) Find W for  $M_{3-6}$  transistors.

- c) Draw the half-circuit model for differential mode.
- d) Find the small-signal differential gain ( $V_{out}/V_{id}$ ), where  $V_{out}=V_{o1}-V_{o2}$ .
- e) What's the output differential peak-to-peak output swing?
- f) Estimate output node pole ( $\omega_{out}$ ) location (ignore all other parasitics)

g) If  $M_{3-6}$  have  $C_{GS} = C_{GD} = 1fF/\mu m$  (per  $\mu m$  unit width), estimate the mirror pole location at node X ( $\omega_X$ ) using the Miller approximation and node-pole associations method. (ignore all other parasitic capacitances)

h) Assuming that first pole is dominant in this amplifier, what is the unity-gain bandwidth ( $\omega_u$ )?