EE 452 – Power Electronics Design Experiment 1 Pre-lab Assignment: Part C

Department of Electrical & Computer Engineering
University of Washington

Introduction


The purpose of this assignment is to prepare you to conduct Experiment 1C. Please make sure you have read and understand the experimental procedure *before* attending your designated lab section.

This assignment will be due at the *beginning* of your lab section. Like your homework, you will submit the prelab assignments through Canvas. For each problem, please provide written analysis where appropriate, show your work, and clearly label all plots, if any.


Parts

Experiment 1 will be done on the PCB using the following parts. In the electronic version of this document, you may click on the hyperlink embedded in the "Part number" column to bring up the data sheet for a given part. In addition to the components below, this experiment will also require resistors and capacitors of your choosing.

Description	Manufacturer	Part number
Power MOSFET	Infineon Technologies	IRFB4615PbF
Power MOSFET	Texas Instruments	CSD19535KCS
Half-bridge Gate driver	Infineon Technologies	IRS2184PBF
PWM Controller	Texas Instruments	<u>UC3525AN</u>







Prelab tasks

Component familiarization. Using the applicable data sheets, determine the following **(10 pts)**:

• The drain-to-source resistance of both power MOSFETs in the on state.

Power MOSFET	Drain-to-Source Resistance
IRFB4615PbF	32 m Ω
CSD19535KCS	3.4 m Ω

• The threshold gate-to-source voltage of the power MOSFETs.

Power MOSFET	Gate-to-Source Voltage	
IRFB4615PbF	3 V	
<u>CSD19535KCS</u>	2.7 V	

• The rated drain current of the MOSFETs.

Power MOSFET	Drain Current (@25C)
IRFB4615PbF	35 A
<u>CSD19535KCS</u>	150 A

• The gate charge of both power MOSFETs

Power MOSFET	Total Gate Charge (@ $V_{GS} = 10V$)			
IRFB4615PbF	26 nC			
CSD19535KCS	78 nC			

• The rise and fall times of both power MOSFETS

Power MOSFET	Rise Time	Fall Time
IRFB4615PbF	35 ns	20 ns
<u>CSD19535KCS</u>	15 ns	5 ns

• The minimum logic high input voltage of the gate driver. $V_{\text{IH}}\!=\!2.5V$

IRFB4615PbF International

Static @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	150			٧	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.19		V/°C	Reference to 25°C, I _D = 5mA [®]
R _{DS(on)}	Static Drain-to-Source On-Resistance		32	39	mΩ	$V_{GS} = 10V, I_D = 21A$ ④
V _{GS(th)}	Gate Threshold Voltage	3.0		5.0	٧	$V_{DS} = V_{GS_h} I_D = 100 \mu A$

CSD19535KCS

5.1 Electrical Characteristics

(T_A = 25°C unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC (CHARACTERISTICS					
BV _{DSS}	Drain-to-Source Voltage	V _{GS} = 0 V, I _D = 250 μA	100			٧
I _{DSS}	Drain-to-Source Leakage Current	V _{GS} = 0 V, V _{DS} = 80 V			1	μΑ
I _{GSS}	Gate-to-Source Leakage Current	V _{DS} = 0 V, V _{GS} = 20 V			100	nA
V _{GS(th)}	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2.2	2.7	3.4	V
	Drain-to-Source On-Resistance	V _{GS} = 6 V, I _D = 100 A		3.4	4.4	mΩ
R _{DS(on)}	Drain-to-Source On-Resistance	V _{GS} = 10 V, I _D = 100 A		3.1	3.6	mΩ
g _{fs}	Transconductance	V _{DS} = 10 V, I _D = 100 A		274		S

Internationa
IOR Rectifier

IRS2184/IRS21844(S)PbF

Static Electrical Characteristics

 $V_{BIAS}\left(V_{CC},V_{BS}\right)=15\text{ V},V_{SS}=\text{COM},\text{DT=}V_{SS}\text{ and }T_{A}=25\text{ °C unless otherwise specified. The }\underbrace{V_{IL},V_{IH},\text{ and }I_{IN}}_{\text{parameters are referenced to }V_{SS}/\text{COM}\text{ and are applicable to the respective input leads: IN and }\underbrace{\text{SD}}_{\text{COM}}.\text{ The }V_{O},I_{O},\text{ and }I_{O},\text{ parameters are referenced to COM}_{\text{COM}}$

Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
V _{IH}	Logic "1" input voltage for HO & logic "0" for LO	2.5	_	_		
V _{IL}	Logic "0" input voltage for HO & logic "1" for LO	_	_	8.0		V _{CC} = 10 V to 20 V
V _{SD,TH+}	SD input positive going threshold	2.5	_	_	.,	100
V _{SD,TH} -	SD input negative going threshold	-	_	8.0	v	

Possible PWM frequency (5 pts) Using data from q1, compute the maximum possible switching frequency for both MOSFETS.

[skip]

GRAD STUDENTS REQUIRED: Bootstrap circuit design. (10pts) Study the UCC27712 gate driver datasheet. This datasheet has better guidance than the IRS 2184.

Compute the following for each MOSFET with a 5% boot capacitor ripple voltage.

- Bootstrap capacitance
- Bootstrap resistance (assuming a boostrap diode peak current of 3A)
- Consider: why do we need a bootstrap capacitance? (just for learning)

5% ripple voltage of 12V = 0.6V

Bootstrap capacitance used in circuit will be at least twice as large as calculated values as mentioned in datasheet.

$$C_{BOOT} = \frac{Q_{TOTAL}}{\Delta V_{BOOT}}$$

$$R_{BOOT} = \frac{V_{DD} - V_{DBOOT}}{I_{DBOOT}}$$

Power MOSFET	Boot Capacitance	Boot Resistance
IRFB4615PbF	26nC/0.6 = 43.3nC	$(12 - 0.6)/3 = 3.8\Omega$
CSD19535KCS	78nC/0.6 = 130nC	$(12 - 0.6)/3 = 3.8\Omega$

UCC27712

8.2.2.2 Selecting Bootstrap Capacitor (CBOOT)

The bootstrap capacitor should be sized to have more than enough energy to drive the gate of FET Q1 high, and maintain a stable gate drive voltage for the power transistor.

The total charge needed per switching cycle can be estimated with:

$$QTotal = QG + \frac{IQBS}{fSW} = 68nC + \frac{65\mu A}{fSW} = 68.65nC$$
 (1)

This design example targets a boot capacitor ripple voltage of 0.5 V. Therefore, the absolute minimum C_{BOOT} requirement is:

$$C_{BOOT} = \frac{Q_{TOTAL}}{\Delta V_{BOOT}} = \frac{68.65 \text{ nC}}{0.5 \text{ V}} \approx 137 \text{ nF}$$
(2)

In practice, the value of C_{BOOT} needs to be greater than the calculated value. This allows for capacitance shift from DC bias and temperature, and also skipped cycles that occur during load transients. For this design example 2x 220-nF capacitors were chosen for the bootstrap capacitor.

$$CBOOT = 440 \, nF \tag{3}$$

8.2.2.4 Selecting Bootstrap Resistor (R_{BOOT})

Resistor R_{BOOT} is selected to limit the current in D_{BOOT} and limit the ramp up slew rate of voltage of HB-HS to avoid the phenomenon shown in Figure 45. It is recommended when using the UCC27712 that R_{BOOT} is between 2 Ω and 20 Ω . For this design we selected an R_{BOOT} current limiting resistor of 2.2 Ω . The bootstrap diode current ($I_{DBOOT(pk)}$) was limited to roughly 5.0 A.

$$IDBOOT(pk) = \frac{VDD - VDBOOT}{RBOOT} = \frac{12 V - 1V}{2.2 \Omega} = 5.0 A$$
 (5)

The power dissipation capability of the bootstrap resistor is important. The bootstrap resistor must be able to withstand the short period of high power dissipation during the initial charging sequence of the boot-strap capacitor. This energy is equivalent to $1/2 \times CBOOT \times V^2$. This energy is dissipated during the charging time of the bootstrap capacitor ($\sim 3 \times R_{BOOT} \times C_{BOOT}$). Special attention must be paid to use a bigger size R_{BOOT} when a bigger value of C_{BOOT} is chosen.

TI Bootstrap Circuitry

3.1 Bootstrap Capacitor

From a design perspective, this is the most important component because it provides a low impedance path to source the high peak currents to charge the high-side switch. As a general rule of thumb, this bootstrap capacitor should be sized to have enough energy to drive the gate of the high-side MOSFET without being depleted by more than 10%. This bootstrap cap should be at least 10 times greater than the gate capacitance of the high-side FET. The reason for that is to allow for capacitance shift from DC bias and temperature, and also skipped cycles that occur during load transients. The gate capacitance can be determined using Equation 1:

$$V_g = rac{Q_g}{V_{Q_{1g}}}$$
 where Q_g : gate charge (MOSFET's datasheet)
$$V_{Q_{1g}} = V_{DD} - V_{BootDiode}$$
 where $V_{BootDiode}$: forward voltage drop across the boot diode.

Once the gate charge determined, the minimum value for the bootstrap capacitor can be estimated using Equation 2:

$$C_{boot} \ge 10 \times C_g$$
 (2)