

Table 5.1 Regions of Operation of the Enhancement NMOS Transistor



- $v_{GS} < V_{ts}$: no channel; transistor in cutoff; $i_D = 0$
- v_{GS} = V_{tn} + v_{OV}: a channel is induced; transistor operates in the triode region or the saturation region depending on whether the channel is continuous or pinched off at the drain end;



Continuous channel, obtained by:

$$v_{GD} > V_{tn}$$

or equivalently:

$$v_{DS} < v_{OV}$$

Then,

$$i_D = k'_n \left(\frac{W}{L}\right) \left[(v_{GS} - V_{In}) v_{DS} - \frac{1}{2} v_{DS}^2 \right]$$

or equivalently,

$$i_D = k'_n \left(\frac{W}{L}\right) \left(v_{OV} - \frac{1}{2}v_{DS}\right) v_{DS}$$

Pinched-off channel, obtained by:

$$v_{GD} \leq V_{In}$$

or equivalently:

$$v_{DS} \ge v_{OV}$$


Then

$$i_D = \frac{1}{2} k'_n \left(\frac{W}{L} \right) (v_{GS} - V_{tn})^2$$

or equivalently,

$$i_D = \frac{1}{2}k'_n(\frac{W}{L})v_{OV}^2$$

Table 5.2 Regions of Operation of the Enhancement PMOS Transistor



- $v_{SG} < |V_{tp}|$: no channel; transistor in cutoff; $i_D = 0$
- v_{SG} = |V_{tp}| + |v_{OV}|: a channel is induced; transistor operates in the triode region or in the saturation region depending on whether the channel is continuous or pinched off at the drain end;



Continuous channel, obtained by:

 $v_{DG} > |V_{t\rho}|$

 $v_{SD} < |v_{OV}|$

Pinched-off channel, obtained by:

$$v_{DG} \leq |V_{tp}|$$

or equivalently

$$v_{SD} \ge |v_{OV}|$$

Then

$$i_D = k_p' \left(\frac{W}{L} \right) \left[(v_{SG} - |V_{tp}|) v_{SD} - \frac{1}{2} v_{SD}^2 \right]$$

Then

$$i_D = \frac{1}{2} k_p' \left(\frac{W}{L} \right) \left(v_{SG} - \left| V_{tp} \right| \right)^2$$

or equivalently

or equivalently

$$i_D = k_p' \left(\frac{W}{L}\right) \left(|v_{OV}| - \frac{1}{2}v_{SD}\right) v_{SD}$$

or equivalently

$$i_D = \frac{1}{2}k'_p \left(\frac{W}{L}\right) v_{OV}^2$$

Table 7.1 Systematic Procedure for the Analysis of Transistor Amplifier Circuits

- 1. Eliminate the signal source and determine the dc operating point of the transistor.
- 2. Calculate the values of the parameters of the small-signal model.
- Eliminate the dc sources by replacing each dc voltage source by a short circuit and each dc current source by an open circuit.
- Replace the transistor with one of its small-signal, equivalent-circuit models. Although any of the models can be used, one might be more convenient than the others for the particular circuit being analyzed. This point will be made clearer in the next section.
- 5. Analyze the resulting circuit to determine the required quantities (e.g., voltage gain, input resistance).

Table 7.2 Small-Signal Models of the MOSFET

Small-Signal Parameters

NMOS transistors

Transconductance:

$$g_{\rm sn} = \ \mu_{\rm n} \, C_{\rm ox} \frac{W}{L} V_{\rm OV} = \ \sqrt{2 \mu_{\rm n} \, C_{\rm ox} \frac{W}{L} I_{\rm D}} = \ \frac{2 I_{\rm D}}{V_{\rm OV}} \label{eq:gsn}$$

Output resistance:

$$r_o = V_A/I_D = 1/\lambda I_D$$

PMOS transistors

Same formulas as for NMOS except using $|V_{OV}|$, $|V_A|$, $|\lambda|$ and replacing μ_κ with μ_p .

Small-Signal, Equivalent-Circuit Models




Table 7.4 Characteristics of MOSFET Amplifiers


| | Characteristics ⁿ | | | | |
|---|------------------------------|---|-----------------|---|---|
| Amplifier type | $R_{\rm in}$ | A_{vo} | R_o | A_v | G_v |
| Common source (Fig. 7.35) | ∞ | $-g_{\scriptscriptstyle m}R_{\scriptscriptstyle D}$ | R_D | $-g_{w}(R_{D} R_{L})$ | $-g_m\big(R_D R_L\big)$ |
| Common source with R _x (Fig. 7.37) | ∞ | $-\frac{g_w R_D}{1+g_w R_x}$ | R_D | $\frac{-g_{m}\left(R_{D} \parallel R_{L}\right)}{1+g_{m}R_{s}}$ | |
| | | | | $-\frac{R_D \parallel R_L}{1/g_m + R_r}$ | $-\frac{R_D R_L}{1/g_m + R_r}$ |
| Common gate (Fig. 7.39) | $\frac{1}{g_w}$ | $g_{_{\mathcal{O}}}R_{_{D}}$ | R_D | $g_{w}(R_{D} \ R_{L})$ | $\frac{R_D \parallel R_L}{R_{\rm sig} + 1/g_w}$ |
| Source follower (Fig. 7.42) | ∞ | 1 | $\frac{1}{g_m}$ | $\frac{R_L}{R_L + 1/g_m}$ | $\frac{R_L}{R_L+1/g_w}$ |
| ^a For the interpretation of $R_{\rm in}$, A_{vo} , and R_o , refer to Fig. 7.34(b). | | | | | |

Table 8.1 Gain Distribution in the MOS Cascode Amplifier for Various Values of R_L

| Case | R_L | $R_{\rm in2}$ | R_{d1} | A_{vi} | A_{v2} | A_v |
|------|-----------------|--------------------|-----------------|-----------------------------|-------------------------------------|---|
| 1 | ∞ | ∞ | r_o | $-g_{m}r_{o}$ | $g_{m}r_{\sigma}$ | $-\big(g_{_{\scriptscriptstyle M}}r_{_{\scriptscriptstyle O}}\big)^2$ |
| 2 | $(g_w r_o) r_o$ | r_{σ} | $r_o/2$ | $-\frac{1}{2}(g_{ov}r_{o})$ | $g_{ov}r_o$ | $-\frac{1}{2}(g_{cv}r_{o})^{2}$ |
| 3 | r_o | $\frac{2}{g_m}$ | $\frac{2}{g_m}$ | -2 | $\frac{1}{2}(g_{\alpha}r_{\alpha})$ | $-(g_{o}r_{o})$ |
| 4 | 0 | $\frac{1}{g_{cv}}$ | $\frac{1}{g_w}$ | -1 | 0 | 0 |

Table 10.1 The MOSFET High-Frequency Model

Model



Model Parameters

$$g_{\rm nv} = \mu_{\rm n} C_{\rm ox} \frac{W}{L} \left| V_{OV} \right| = \sqrt{2 \, \mu_{\rm n} C_{\rm ox} \frac{W}{L} I_{\rm D}} = \frac{2 \, I_{\rm D}}{\left| V_{OV} \right|} \label{eq:gnv}$$

$$C_{rb} = \frac{C_{rb0}}{\sqrt{1 + \frac{|V_{SB}|}{V_0}}}$$

$$g_{mb} = \chi g_m, \quad \chi = 0.1 \text{ to } 0.2$$

$$r_o = |V_A|/I_D$$

$$C_{db} = \frac{C_{db0}}{\sqrt{1 + \frac{|V_{DB}|}{V_0}}}$$

$$r_o = |V_A|/I_D$$

$$C_{gs} = \frac{2}{3} WLC_{os} + WL_{os}C_{os}$$

$$C_{gd} = WL_{os}C_{os}$$

$$C_{ad} = WL_{av}C_{a}$$


$$f_T = \frac{g_m}{2\pi \left(C_{gs} + C_{gd}\right)}$$


| Table G.3 Comparison of the MOSFET and the BJT | | | | | |
|--|---|--|--|--|--|
| | NMOS | npn | | | |
| Circuit Symbol | $ \begin{array}{c} i_{G} + v_{GD} \\ + v_{DS} \\ - \end{array} $ | $\underbrace{i_{B}}_{+} + \underbrace{v_{BC}}_{+} + \underbrace{v_{CE}}_{-}$ | | | |
| To Operate in the Active Mode, Two Conditions Have to Be Satisfied | $v_{GS} \geq V_{c}, \qquad V_{t} = 0.3 0.5 \text{ V}$ Let $v_{GS} = V_{t} + v_{OV}$ $(2) \textit{Pinch-off channel at drain:}$ $v_{GD} < V_{t}$ or equivalently, $v_{DS} \geq V_{OV}, \qquad V_{OV} = 0.1 0.3 \text{ V}$ | $\begin{array}{ll} (1) \ Forward\text{-}bias \ EBJ: \\ \\ v_{BE} \geq V_{BEm}, \qquad V_{BEm} \simeq 0.5 \mathrm{V} \\ \\ (2) \ Reverse\text{-}bias \ CBJ: \\ \\ v_{BC} < V_{BCm}, \qquad V_{BCm} \simeq 0.4 \mathrm{V} \\ \\ \text{or equivalently,} \\ \\ v_{CE} \geq 0.3 \mathrm{V} \end{array}$ | | | |
| Current–Voltage Characteristics in the Active Region | $\begin{split} i_D &= \frac{1}{2} \mu_n C_{\alpha\alpha} \frac{W}{L} \left(v_{GS} - V_t \right)^2 \left(1 + \frac{v_{DS}}{V_A} \right) \\ &= \frac{1}{2} \mu_n C_{\alpha\alpha} \frac{W}{L} v_{OV}^2 \left(1 + \frac{v_{DS}}{V_A} \right) \\ i_G &= 0 \end{split}$ | $\begin{split} i_{C} &= I_{S}e^{\nu_{BE}/V_{T}}\left(1 + \frac{v_{CF}}{V_{A}}\right) \\ i_{B} &= i_{C}I\beta \end{split}$ | | | |




NMOS


Low-Frequency, Hybrid-π Model





Low-Frequency T Model





Transcon ductance

$$g_w = I_D/\big(V_{OV}/2\big)$$

$$g_m = I_C/V_T$$

$$g_{n} = \left(\mu_{n}C_{ox}\right)\left(\frac{W}{L}\right)V_{OV}$$

$$g_m = \sqrt{2 \left(\mu_n C_{ox}\right) \left(\frac{W}{L}\right) I_D}$$

Output Resistance r_o

$$r_o = V_A/I_D = \frac{V_A'L}{I_D}$$

$$r_o = V_A/I_C$$

Intrinsic Gain

$$A_0 = V_A/\big(V_{OV}/2\big)$$

$$A_0 = V_A/V_T$$

$$A_0 \equiv g_{\scriptscriptstyle B} r_{\scriptscriptstyle 0}$$

$$A_0 = \frac{2V_A^{'}L}{V_{OV}}$$

$$A_0 = \frac{V'_A \sqrt{2\mu_n C_{\sigma x} WL}}{\sqrt{I_D}}$$

Input Resistance with Source (Emitter) Grounded

$$r_{\pi} = \beta/g_{m}$$

(continued)

| Teles C. 2 | | |
|----------------------------|--|--|
| Table G.3 contin | NMOS | прп |
| High-Frequency Model | $G \circ \begin{array}{c} C_{gd} \\ + \\ V_{gi} \\ - \\ S \end{array} \qquad \begin{array}{c} C_{gd} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$ | $\begin{array}{cccccccccccccccccccccccccccccccccccc$ |
| Capacitances | $C_{gx} = \frac{2}{3} WLC_{\alpha x} + WL_{\alpha v} C_{\alpha x}$ | $C_{\pi} = C_{de} + C_{je}$ $C_{de} = \tau_F g_{re}$ $C_{je} \simeq 2 C_{je0}$ $C_{\mu} = C_{\mu 0} / \left[1 + \frac{V_{CB}}{V_{CB}} \right]^{w}$ |
| Transition Frequency f_T | $C_{gd} = WL_{ov}C_{ox}$ $f_T = \frac{g_{ov}}{2\pi (C_{gx} + C_{gd})}$ | $f_T = \frac{g_w}{2\pi \left(C_\pi + C_\mu\right)}$ |
| | For $C_{gs}\gg C_{gd}$ and $C_{gr}\simeq \frac{2}{3}WLC_{\alpha s},$ $f_T\simeq \frac{1.5\mu_{\alpha}V_{OV}}{2\pi L^2}$ | For $C_\pi \gg C_\mu$ and $C_\pi \simeq C_{de}$, $f_T \simeq \frac{2\mu_n V_T}{2\pi \ W_B^2}$ |
| Design Parameters | $I_D,\ V_{OV}, L, \ \frac{W}{L}$ | $I_{C},V_{BE},A_{E}(\mbox{or}I_{S})$ |
| Good Analog Switch? | Yes, because the device is symmetrical and thus the i_D - v_{DS} characteristics pass directly through the origin. | No, because the device is asymmetrical with an offset voltage $V_{\text{CE-off}}$. |