
Lecture #16, Feb 14th, 2022


- We will bounce between chapters 8 (Feedback) and 9 (Op Amp design).
- CAD 4 now out, due Thursday.
- Quiz #2 postponed until Wednesday.
 - Results:
 - High = 3×50 Nice work!
 - Mean = 39
 - Standard Deviation = 11
- Project 1 due tomorrow!
- Project 2 coming very soon.
- Today:
 - Opamp Topologies
 - · Common-Source
 - Telescopic
 - Folded-Cascode
 - Two-Stage Op Amp
 - Regulated Cascodes (Active Cascode)

Telescopic Cascode Op Amps




Telescopic Cascode Op Amps

- Low-frequency gain: $g_{mN}[(g_{mN}r_{ON}^2)\|(g_{mP}r_{OP}^2)]$
- Speed: Additional poles
- Output Swing (single-side): VDD-5Overdrive
- Mirror pole in single-ended
- Difficult to short telescopic op amp output to input •




Gate Bias Voltage Generation

- Ensure bias voltage to track the input CM level
- Choose Mb1 to be a narrow, long, "weak" device




$$V_{GSb_1} - V_{GS_3} - V_{DS_{MI}} = 0$$
 $V_{GS_6} = V_{GS_5} + V_{DS_{MI}} = 0$
 $V_{OS_{MI}} = (V_{LS} - V_{LL}) + V_{GS_3} + V_{GS_3,4}$
 $V_{GS_5} = (V_{GS_1,2} - V_{TH_1,2}) + V_{GS_3,4}$


Removing the Diff Pair From the Stack



Folded Cascode




Folded Cascode Voltage Gain




Folded Cascode Op Amps


Recall Folded Cascode


- •Not "stack" the cascode transistor on the input device
- Consume higher power
- Output Voltage Swing: VDD-4overdrive
- Output and input could short together






SS Current from Diff Pair Shunted Up In Cascode





Effect capacitance on the nondominant pole


 At "folding point", a large capacitance due to a large current device M5 would be added to the total capacitance.



NMOS vs. PMOS input


- Greater mobility from NMOS input leads to higher gain
- Lowering the pole at folding point

PMOS input is less sensitive to flicker noise(wider WL)



Folded Cascode Properties

- Slighter Higher Output Swing than telescopic
- Higher Power dissipation, lower voltage gain, lower pole frequency and higher noise
- Input and output can be shorted: 2overdrive from bound
- A better input CM range



Example 9.9

Design a folded- cascode op amp with an NMOS pair.


Specifications: VDD = 3V, differential output swing = 3V,

Power dissipation = 10mW, voltage gain = 2000.


Solution:

- (1)Current allocation
- (2)Overdrive voltage allocation
- (3)Aspect ratio calculation
- (4)Small-signal gain with minimal length
- (5) Iteration by increase M5/M1/M4 in turns


Note that the folding point capacitance may limit here.




Two-Stage Op Amps - Gain



Output Swing Two-Stage Op Amps




Bandwidth: Two-Stage Op Amps




Two-Stage Op Amps

- Voltage headroom in today's design is constrained with low supply voltage and large output swing
- Gain: $g_{m1,2}(r_{O1,2}||r_{O3,4})$ $g_{m5,6}(r_{O5,6}||r_{O7,8})$
- Output Swing: Vdd-2Overdrive

High Swing




High Gain




Two-Stage Op Amps with cascode

- Voltage headroom in today's design is constrained with low supply voltage and large output swing
- Gain: $A_v \approx \{g_{m1,2}[(g_{m3,4}+g_{mb3,4})r_{O3,4}r_{O1,2}]\|[(g_{m5,6}+g_{mb5,6})r_{O5,6}r_{O7,8}]\}$ $\times [g_{m9,10}(r_{O9,10}||r_{O11,12})].$
- Can we have more stages? Feedback stability limits




Gain Boosting Techniques: Effective




Output Resistance of Gain Boosting


'x
Stage




Output Resistance of Gain-Boosted Stage



Gain-boosting with Active/Regulated Cascode



Example Implementations





Gain Boosting Circuit

· Simplest a common source stage tion

 $|V_{out}/V_{in}| \approx g_{m1}r_{O1}g_{m2}r_{O2}(g_{m3}r_{O3}+1)$

- Avoid headroom limitation, PMOS common-source stage is better, but M3 could go in triode
- Folded-cascode inserts one more stage






Image


Example from UW - PET ImagingFront-end

A Front-End Interface ASIC for SiPM based PET Imaging

Samrat Dey, *Student Member*, Thomas K. Lewellen, *Fellow*, Robert S. Miyaoka, *Senior Member*, and Jacques C. Rudell, *Senior Member*, *IEEE*



Gain Boosting with a Differential Pair



Gain Boosting in Signal Path and Load

- Gain boosting can be utilized in the load current source
- To allow maximum swings, A2 employs NMOS-input.

