



**Table 5.1** Regions of Operation of the Enhancement NMOS Transistor**Table 5.2** Regions of Operation of the Enhancement PMOS Transistor

**Table 7.1** Systematic Procedure for the Analysis of Transistor Amplifier Circuits

1. Eliminate the signal source and determine the dc operating point of the transistor.
2. Calculate the values of the parameters of the small-signal model.
3. Eliminate the dc sources by replacing each dc voltage source by a short circuit and each dc current source by an open circuit.
4. Replace the transistor with one of its small-signal, equivalent-circuit models. Although any of the models can be used, one might be more convenient than the others for the particular circuit being analyzed. This point will be made clearer in the next section.
5. Analyze the resulting circuit to determine the required quantities (e.g., voltage gain, input resistance).

**Table 7.2** Small-Signal Models of the MOSFET*Small-Signal Parameters***NMOS transistors**■ **Transconductance:**


$$g_m = \mu_n C_{ox} \frac{W}{L} V_{OV} = \sqrt{2\mu_n C_{ox} \frac{W}{L} I_D} = \frac{2I_D}{V_{OV}}$$

■ **Output resistance:**

$$r_o = V_A/I_D = 1/\lambda I_D$$

**PMOS transistors**

Same formulas as for NMOS *except* using  $|V_{OV}|$ ,  $|V_A|$ ,  $|\lambda|$  and replacing  $\mu_n$  with  $\mu_p$ .


*Small-Signal, Equivalent-Circuit Models***Table 7.4** Characteristics of MOSFET Amplifiers

Amplifier type	Characteristics <sup>a</sup>				
	$R_{in}$	$A_{v,0}$	$R_o$	$A_v$	$G_v$
Common source (Fig. 7.35)	$\infty$	$-g_m R_D$	$R_D$	$-g_m (R_D \parallel R_L)$	$-g_m (R_D \parallel R_L)$
Common source with $R_s$ (Fig. 7.37)	$\infty$	$-\frac{g_m R_D}{1 + g_m R_s}$	$R_D$	$-\frac{g_m (R_D \parallel R_L)}{1 + g_m R_s}$	$-\frac{g_m (R_D \parallel R_L)}{1 + g_m R_s}$
				$-\frac{R_D \parallel R_L}{1/g_m + R_s}$	$-\frac{R_D \parallel R_L}{1/g_m + R_s}$
Common gate (Fig. 7.39)	$\frac{1}{g_m}$	$g_m R_D$	$R_D$	$g_m (R_D \parallel R_L)$	$\frac{R_D \parallel R_L}{R_{sig} + 1/g_m}$
Source follower (Fig. 7.42)	$\infty$	1	$\frac{1}{g_m}$	$\frac{R_L}{R_L + 1/g_m}$	$\frac{R_L}{R_L + 1/g_m}$

<sup>a</sup>For the interpretation of  $R_{in}$ ,  $A_{v,0}$ , and  $R_o$ , refer to Fig. 7.34(b).

**Table 8.1** Gain Distribution in the MOS Cascode Amplifier for Various Values of  $R_L$ 

Case	$R_L$	$R_{in2}$	$R_{d1}$	$A_{v1}$	$A_{v2}$	$A_v$
1	$\infty$	$\infty$	$r_o$	$-g_m r_o$	$g_m r_o$	$-(g_m r_o)^2$
2	$(g_m r_o) r_o$	$r_o$	$r_o/2$	$-\frac{1}{2}(g_m r_o)$	$g_m r_o$	$-\frac{1}{2}(g_m r_o)^2$
3	$r_o$	$\frac{2}{g_m}$	$\frac{2}{g_m}$	-2	$\frac{1}{2}(g_m r_o)$	$-(g_m r_o)$
4	0	$\frac{1}{g_m}$	$\frac{1}{g_m}$	-1	0	0

**Table 10.1** The MOSFET High-Frequency Model**Model****Model Parameters**

$$g_m = \mu_n C_{ox} \frac{W}{L} |V_{OV}| = \sqrt{2\mu_n C_{ox} \frac{W}{L} I_D} = \frac{2I_D}{|V_{OV}|}$$

$$g_{mb} = \chi g_m, \quad \chi = 0.1 \text{ to } 0.2$$

$$r_o = |V_A|/I_D$$

$$C_{gs} = \frac{2}{3} W L C_{ox} + W L_{ov} C_{ox}$$

$$C_{gd} = W L_{ov} C_{ox}$$

$$C_{sb} = \frac{C_{sb0}}{\sqrt{1 + \frac{|V_{SB}|}{V_0}}}$$





$$C_{db} = \frac{C_{db0}}{\sqrt{1 + \frac{|V_{DB}|}{V_0}}}$$

$$f_T = \frac{g_m}{2\pi(C_{gs} + C_{gd})}$$

**Table G.3** Comparison of the MOSFET and the BJT



	NMOS	<i>n</i> p <i>n</i>
Circuit Symbol		
To Operate in the Active Mode, Two Conditions Have to Be Satisfied	<p>(1) <i>Induce a channel</i>:</p> $v_{GS} \geq V_t, \quad V_t = 0.3\text{--}0.5\text{ V}$ <p>Let <math>v_{GS} = V_t + v_{OV}</math></p> <p>(2) <i>Pinch-off channel at drain</i>:</p> $v_{GD} < V_t$ <p>or equivalently,</p> $v_{DS} \geq V_{OV}, \quad V_{OV} = 0.1\text{--}0.3\text{ V}$	<p>(1) <i>Forward-bias EBJ</i>:</p> $v_{BE} \geq V_{BEon}, \quad V_{BEon} \simeq 0.5\text{ V}$ <p>(2) <i>Reverse-bias CBJ</i>:</p> $v_{BC} < V_{BCon}, \quad V_{BCon} \simeq 0.4\text{ V}$ <p>or equivalently,</p> $v_{CE} \geq 0.3\text{ V}$
Current–Voltage Characteristics in the Active Region	$i_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (v_{GS} - V_t)^2 \left( 1 + \frac{v_{DS}}{V_A} \right)$ $= \frac{1}{2} \mu_n C_{ox} \frac{W}{L} v_{OV}^2 \left( 1 + \frac{v_{DS}}{V_A} \right)$ $i_G = 0$	$i_C = I_S e^{v_{BE}/V_T} \left( 1 + \frac{v_{CE}}{V_A} \right)$ $i_B = i_C / \beta$

**Table G.3** *continued*

	NMOS	npn
Low-Frequency, Hybrid- $\pi$ Model		
Low-Frequency T Model		
Transconductance $g_m$	$g_m = I_D / (V_{OV}/2)$ $g_m = (\mu_n C_{ox}) \left( \frac{W}{L} \right) V_{OV}$ $g_m = \sqrt{2(\mu_n C_{ox}) \left( \frac{W}{L} \right) I_D}$	$g_m = I_C / V_T$
Output Resistance $r_o$	$r_o = V_A / I_D = \frac{V'_A L}{I_D}$	$r_o = V_A / I_C$
Intrinsic Gain $A_0 \equiv g_m r_o$	$A_0 = V_A / (V_{OV}/2)$ $A_0 = \frac{2V'_A L}{V_{OV}}$ $A_0 = \frac{V'_A \sqrt{2\mu_n C_{ox} W L}}{\sqrt{I_D}}$	$A_0 = V_A / V_T$
Input Resistance with Source (Emitter) Grounded	$\infty$	$r_\pi = \beta / g_m$

(continued)

**Table G.3** *continued*

	NMOS	npn
High-Frequency Model		
Capacitances	$C_{gs} = \frac{2}{3} W L C_{ox} + W L_{ov} C_{ox}$ $C_{gd} = W L_{ov} C_{ox}$	$C_{\pi} = C_{de} + C_{je}$ $C_{de} = r_F g_m$ $C_{je} \simeq 2 C_{j0}$ $C_{\mu} = C_{\mu 0} \left[ 1 + \frac{V_{CB}}{V_{C0}} \right]^m$
Transition Frequency $f_T$	$f_T = \frac{g_m}{2\pi (C_{gs} + C_{gd})}$ <p>For <math>C_{gs} \gg C_{gd}</math> and <math>C_{gs} \simeq \frac{2}{3} W L C_{ox}</math>,</p> $f_T \simeq \frac{1.5 \mu_n V_{OV}}{2\pi L^2}$	$f_T = \frac{g_m}{2\pi (C_{\pi} + C_{\mu})}$ <p>For <math>C_{\pi} \gg C_{\mu}</math> and <math>C_{\pi} \simeq C_{de}</math>,</p> $f_T \simeq \frac{2 \mu_n V_T}{2\pi W_B^2}$
Design Parameters	$I_D, V_{OV}, L, \frac{W}{L}$	$I_C, V_{BE}, A_E$ (or $I_S$ )
Good Analog Switch?	Yes, because the device is symmetrical and thus the $i_D$ - $v_{DS}$ characteristics pass directly through the origin.	No, because the device is asymmetrical with an offset voltage $V_{CE,off}$ .