
EE473/538 Cadence Lab3
Due Monday, Feb. 7th, 2022
Kevin Egedy







Figure 1: Inverter Schematic

Figure 2: Inverter Layout

<u>Summary</u>

Lab 3 emphasizes real world layout vs schematic simulations. In figure 7, the layout waveform OUT_EX is slightly more damped, i.e. has a slower response, than the OUT waveform. The layout response takes ~50ps (0.05ns) longer to reach the steady state value than the schematic response. Other noticeable differences are seen in the input currents. The layout waveform VEX_PLUS is more damped and its peak current doesn't obtain the same values compared to the schematic. The layout current is several μ A smaller at peak draw than VSCHEM_PLUS.



🖺 🔧 Check / Cell

Results

1 2

Figure 3: Testbench Schematic

Figure4: DCR Clean Report
Fixed: PO.EX.1 & CO.EN3_CO.EN.4




Figure5: LVS Clean Report




Figure 6: Schematic and Layout Waveforms