

# Lecture 5: The CMOS Inverter



*Based on material prepared by prof. Visvesh S. Sathe*

# Acknowledgements

All class materials (lectures, assignments, etc.) based on material prepared by Prof. Visvesh S. Sathe, and reproduced with his permission





Visvesh S. Sathe  
Associate Professor  
Georgia Institute of Technology  
<https://psylab.ece.uw.edu>

UW (2013-2022)  
GaTech (2022-present)

# CMOS Gate Design



- Analyze important aspects of CMOS logic
  - Static Operation (Static Noise Margin, Hold resistance)
  - Dynamic operation (Cross-over current, current-drive, delay)
  - Power dissipation
  - Gate sizing basics
  - Effect of voltage scaling
- Use inverter design to understand these various aspects

# DC Response




- DC transfer function of a balanced, ideal inverter
  - At each dc value of  $V_{in}$ , evaluate  $V_{out}$  and record

# Understanding the DC Transfer Function




- Static analysis
  - Assumes load is capacitive (No steady-state current draw)
  - Voltages are dc (**Amount of capacitive load is irrelevant**)
- Inverter DC analysis
  - Devices operate over a variety of modes across voltage range
  - Governing equation:
  - Both, equation-based and graphical analysis is valuable
  - Useful in determining robustness to noise (Static Noise Margin/Holding Res)



$$i_p = i_n + i_c$$

$$i_p = i_n$$



M1

cutoff

$$V_m \leq V_{th}$$

saturation

$$V_o \geq V_m - V_{th}$$

M2

cutoff

$$V_m \geq V_{dd} - V_{th}$$

saturation


$$V_{SD} \geq V_{SG} - V_{th}$$

$$(V_{dd} - V_o) = (V_{dd} - V_m) - V_{th}$$


$$V_m \geq V_o - V_{th}$$

$i_n$

summary



$$i_p = i_n$$



① M1 sat

M2 linear

$$I_D = J_n$$

$$= \beta_p \left[ (V_{GS} - V_{th}) \cdot V_{SD} - \frac{V_{GS}^2}{2} \right]$$

$$= \frac{1}{2} \beta_n (V_{GS} - V_{th})^2$$

$$\textcircled{2} \quad \frac{1}{2} \beta_p (V_{GS} - V_{th})^2 = \frac{1}{2} \beta_n (V_{GS} - V_{th})^2$$

~~$$\frac{1}{2} \beta_p (V_{dd} - V_{in} - V_{th})^2$$~~



~~$$\frac{1}{2} \beta_n (V_{in} - V_{th})^2$$~~

$$V_{dd} - V_{in} - V_{th} = \sqrt{\frac{\beta_n}{\beta_p}} (V_{in} - V_{th})$$

$$\sqrt{V_{dd} - V_{th}} \left( 1 - \sqrt{\frac{\beta_n}{\beta_p}} \right) = V_{in} \left( 1 + \sqrt{\frac{\beta_n}{\beta_p}} \right)$$



$$= V_{in} = \frac{(1+s)}{(R+L+s)} = *$$

# Understanding the DC Transfer Function





- Static analysis
  - Assumes load is capacitive (No steady-state current draw)
  - Voltages are dc (**Amount of capacitive load is irrelevant**)
- Inverter DC analysis
  - Devices operate over a variety of modes across voltage range
  - Governing equation:
  - Both, equation-based and graphical analysis is valuable
  - Useful in determining robustness to noise (Static Noise Margin/Holding Res)

# Understanding the DC Transfer Function




- Static analysis
  - Assumes load is capacitive (No steady-state current draw)
  - Voltages are dc (**Amount of capacitive load is irrelevant**)
- Inverter DC analysis
  - Devices operate over a variety of modes across voltage range
  - Governing equation:
  - Both, equation-based and graphical analysis is valuable
  - Useful in determining robustness to noise (Static Noise Margin/Holding Res)

# Understanding the DC Transfer Function




- Static analysis
  - Assumes load is capacitive (No steady-state current draw)
  - Voltages are dc (**Amount of capacitive load is irrelevant**)
- Inverter DC analysis
  - Devices operate over a variety of modes across voltage range
  - Governing equation: Pullup current == Pulldown current
  - Both, equation-based and graphical analysis is valuable
  - Useful in determining robustness to noise (Static Noise Margin/Holding Res)

# Inverter DC Analysis




- $I_{dsat,n} = I_{dsat,p}$
- $V_{th,n} = V_{th,p} = 200\text{mV}$
- Mark out locus of operation

# Inverter DC Analysis




- $I_{dsat,n} = I_{dsat,p}$
- $V_{th,n} = V_{th,p} = 200\text{mV}$
- Mark out locus of operation

# Inverter DC Analysis




- $I_{dsat,n} = I_{dsat,p}$
- $V_{th,n} = V_{th,p} = 200\text{mV}$
- Mark out locus of operation

# Inverter DC Analysis




- $I_{dsat,n} = I_{dsat,p}$
- $V_{th,n} = V_{th,p} = 200\text{mV}$
- Mark out locus of operation

# Inverter DC Analysis




- $I_{dsat,n} = I_{dsat,p}$
- $V_{th,n} = V_{th,p} = 200\text{mV}$
- Mark out locus of operation

# Inverter DC Analysis




- $I_{dsat,n} = I_{dsat,p}$
- $V_{th,n} = V_{th,p} = 200\text{mV}$
- Mark out locus of operation

# Inverter DC Analysis




- $I_{dsat,n} = I_{dsat,p}$
- $V_{th,n} = V_{th,p} = 200\text{mV}$
- Mark out locus of operation

# Inverter DC Analysis




- $V_{in} = 0$

# Inverter DC Analysis




- $V_{in} = 0 \rightarrow$  Nmos in cutoff

# Inverter DC Analysis




- $V_{in} = 0 \rightarrow$  Nmos in cutoff  $\rightarrow$  Pmos in linear

# Inverter DC Analysis




- $V_{th} < V_{in} < V_{out} - V_{th}$

# Inverter DC Analysis




- $V_{th} < V_{in} < V_{out} - V_{th}$ 
  - Nmos turns on in saturation

# Inverter DC Analysis



- $V_{th} < V_{in} < V_{out} - V_{th}$ 
  - Nmos turns on in saturation
  - Pmos in linear


# Inverter DC Analysis



- $V_{th} < V_{in} < V_{out} - V_{th}$ 
  - Nmos turns on in saturation
  - Pmos in linear


Analytically, approximate  
The rate of descent of  $V_{out}$ .  
(sub | super) (linear/quadratic/cubic)

# Inverter DC Analysis




- $V_{out} - V_{th} < V_{in} < V_{out} + V_{th}$

# Inverter DC Analysis




- $V_{out} - V_{th} < V_{in} < V_{out} + V_{th}$ 
  - Nmos remains in saturation

# Inverter DC Analysis




- $V_{out} - V_{th} < V_{in} < V_{out} + V_{th}$ 
  - Nmos remains in saturation
  - Pmos transitions to saturation

# Inverter DC Analysis




- $V_{out} + V_{th} < V_{in} < V_{dd} - V_{th}$

# Inverter DC Analysis




- $V_{out} + V_{th} < V_{in} < V_{dd} - V_{th}$ 
  - Nmos transitions to linear

# Inverter DC Analysis




- $V_{out} + V_{th} < V_{in} < V_{dd} - V_{th}$ 
  - Nmos transitions to linear
  - Pmos remains in saturation

# Inverter DC Analysis




- $V_{dd} - V_{th} < V_{in} < V_{dd}$

# Inverter DC Analysis




- $V_{dd} - V_{th} < V_{in} < V_{dd}$ 
  - Nmos remains in linear

# Inverter DC Analysis




- $V_{dd} - V_{th} < V_{in} < V_{dd}$ 
  - Nmos remains in linear
  - Pmos transitions to cut-off

# Graphical View: $I_{ds}$ vs. $V_{in}$




- Analyze the current flow through NMOS

# Graphical View: $I_{ds}$ vs. $V_{out}$




- Analyze the current flow through PMOS


# Loadline Analysis




# Loadline Analysis




# Loadline Analysis



# Loadline Analysis




# Current across the DC sweep




- Follow the device in saturation (Even when  $\lambda \neq 0$ )

# Current across the DC sweep




- Follow the device in saturation (Even when  $\lambda \neq 0$ )


# Loadline Analysis




# Loadline Analysis



# Loadline Analysis



# Breakout session



- If  $I_{dsat,p}=2*I_{dsat,n}$ , sketch the the DC transfer curve relative to the balanced case

$$\frac{\beta_p}{L} \frac{W_p}{L} = 2 \frac{\beta_n}{L} \frac{W_n}{L}$$


$$\frac{1}{2} \cancel{\beta_n} \frac{V_n}{L} (V_{in} - V_{th})^2 = \frac{1}{2} \beta_n \frac{V_n}{L} (-V_{in} - V_{th})^2$$

$$= \frac{1}{2} \cdot \cancel{\beta_n} \frac{V_n}{L} (V_{dd} - V_{in} - V_{th})^2$$

$$(V_{in} - V_{th})^2 = 2 (V_{dd} - V_{in} - V_{th})^2$$


$$V_{in} - V_{th} = \sqrt{2} (V_{dd} - V_{in} - V_{th})$$

# Breakout session




- If  $I_{dsat,p}=2*I_{dsat,n}$ , sketch the the DC transfer curve relative to the balanced case

# Breakout session




- If  $I_{dsat,p}=2*I_{dsat,n}$ , sketch the the DC transfer curve relative to the balanced case

# Channel length modulation




- Channel length modulation → Less abrupt DC transfer curve in “transition region” region where both devices are in saturation

# Channel length modulation




- Channel length modulation → Less abrupt DC transfer curve in “transition region” region where both devices are in saturation

# Channel length modulation




- Channel length modulation → Less abrupt DC transfer curve in “transition region” region where both devices are in saturation

# Channel length modulation




- Channel length modulation → Less abrupt DC transfer curve in “transition region” region where both devices are in saturation 53

# $V_{th}$ Impact on DC Transfer Curve




- $V_{th}$ , determines vertical window size of transition region

# $V_{th}$ Impact on DC Transfer Curve




- $V_{th}$ , determines vertical window size of transition region

# $V_{th}$ Impact on DC Transfer Curve



- $V_{th}$ , determines vertical window size of transition region

# $V_{th}$ Impact on DC Transfer Curve




- $V_{th}$ , determines vertical window size of transition region

# $V_{th}$ Impact on DC Transfer Curve



- What if  $V_{th} = 0.6V_{dd}$  ?

# Importance of DC Transfer Function





- Static Noise Margin (NM)

# Importance of DC Transfer Function





- Static Noise Margin (NM)

# Importance of DC Transfer Function





- Static Noise Margin (NM)

# Importance of DC Transfer Function





- Static Noise Margin (NM)

# Importance of DC Transfer Function





- Static Noise Margin (NM)

# Importance of DC Transfer Function





- Static Noise Margin (NM)

# Importance of DC Transfer Function



- Static Noise Margin (NM)



# Importance of DC Transfer Function



What's so special  
about unity  
gradient points??  
Seems arbitrary...

- Static Noise Margin (NM)



# Importance of DC Transfer Function



What's so special  
about unity  
gradient points??  
Seems arbitrary...

- Static Noise Margin (NM)
- $NM_0 = V_{il} - V_{ol}$
- $NM_1 = V_{oh} - V_{ih}$


# Importance of DC Transfer Function




What's so special  
about unity  
gradient points??  
Seems arbitrary...

- Static Noise Margin (NM)
- $NM_0 = V_{il} - V_{ol}$
- $NM_1 = V_{oh} - V_{ih}$
- What is the best possible NM for an inverter? What would it take?

# Some More Thoughts on Noise Margins



- Importance of unity-gain points (Cascade of inverters)
- What happens if noise voltage exceeds noise margin?
- Noise margin vs.  $V_{dd}$



$$\beta_p \frac{W_p}{L} (V_{SGp} - V_{thp})^2 = \beta_n \frac{W_n}{L} (V_{GSn} - V_{thn})^2$$


$$I_P \quad \beta_p \frac{W_p}{L} > \beta_n \frac{W_n}{L}$$

$$\Rightarrow V_{SGp} - V_{thp} < V_{GSn} - V_{thn}$$

$$V_{dd} - V_{in} < V_{in}$$

$$V_{dd} < 2V_{in}$$

$$\frac{V_{dd}}{2} < V_{in}$$



Logic values

1 High

0 Low

Voltage levels




$V_{DD}$  2V

$V_{SS}$  0V

0.99V

0.7V

0.5V ?




$$\text{and } V_{OH} + \text{nose} = V_{IH}$$

$$NM_{H} = V_{OH} - V_{IH}$$




# Holding Resistance




- Static inverter analysis also important for holding resistance analysis

# Holding Resistance




- Static inverter analysis also important for holding resistance analysis

# Holding Resistance




- Static inverter analysis also important for holding resistance analysis

# Holding Resistance




- Static inverter analysis also important for holding resistance analysis

# Holding Resistance




- Static inverter analysis also important for holding resistance analysis

# Holding Resistance




- Static inverter analysis also important for holding resistance analysis

# Holding Resistance




- Static inverter analysis also important for holding resistance analysis

# Holding Resistance




- Static inverter analysis also important for holding resistance analysis

# Holding Resistance




- Static inverter analysis also important for holding resistance analysis

# Holding Resistance




- Static inverter analysis also important for holding resistance analysis
  - Crosstalk analysis

# Holding Resistance



- Static inverter analysis also important for holding resistance analysis
  - Crosstalk analysis
  - Holding resistance impacts peak noise glitch

# Holding Resistance



Why does the glitch matter?  
What are the key glitch parameters  
What are the relevant glitch-determining parameters

- Static inverter analysis also important for holding resistance analysis
  - Crosstalk analysis
  - Holding resistance impacts peak noise glitch

$$\frac{W}{L}$$

# Question

- What happens if a 1V inverter sees a 2V step (common ground)
- What happens if a 2V inverter sees a 1V step ( $0V \rightarrow 1V$ )

# Reading assignment