Lecture 12: Adders

Acknowledgements

All class materials (lectures, assignments, etc.) based on material prepared by Prof. Visvesh S. Sathe, and reproduced with his permission



Visvesh S. Sathe
Associate Professor
Georgia Institute of Technology
https://psylab.ece.gatech.edu

UW (2013-2022) GaTech (2022-present)


A note on number systems

- Digital systems use a binary (base-2) representation
 - $1001 \rightarrow 1.2^3 + 0.2^2 + 0.2^1 + 1.2^0 = 9$
 - Works naturally with the 2-state nature of digital logic
- Two dominant representations used in digital systems
 - Integer
 - Sign-Magnitude, 1's Compliment
 - 2's Compliment (Overwhelmingly popular for integer computation)
 - $M = b_n \ b_{n-1} \ b_{n-2} \ b_{n-3} \ \dots \ b_2 \ b_1 \ b_0 \ \to \ M = -b_n 2^n + \sum_{i=1}^{n-1} b_i 2^i$
 - Range = $[-2^{n-1}, 2^{n-1}-1]$
 - Floating Point (IEEE 754 Standard)
 - 32-bit representation as Sign-Bit_Exponent_Mantissa (1,8,23)
 - $F = -1^{sign} \left(1 + \sum_{i=1}^{23} b_{23-i} 2^{i-1}\right) \times 2^{exp-127}$
 - Range {0, [1.4 X 10^{-45*}, 3.4X10³⁸], NaN}
 - So, how do I get a much wider range with the same number of bits?



A note on number systems

- Digital systems use a binary (base-2) representation
 - $1001 \rightarrow 1.2^3 + 0.2^2 + 0.2^1 + 1.2^0 = 9$
 - Works naturally with the 2-state nature of digital logic
- Two dominant representations used in digital systems
 - Integer
 - Sign-Magnitude, 1's Compliment
 - 2's Compliment (Overwhelmingly popular for integer computation)
 - $M = b_n \ b_{n-1} \ b_{n-2} \ b_{n-3} \ \dots \ b_2 \ b_1 \ b_0 \ \to \ M = -b_n 2^n + \sum_{i=1}^{n-1} b_i 2^i$
 - Range = $[-2^{n-1}, 2^{n-1}-1]$
 - Floating Point (IEEE 754 Standard)
 - 32-bit representation as Sign-Bit_Exponent_Mantissa (1,8,23)
 - $F = -1^{sign} \left(1 + \sum_{i=1}^{23} b_{23-i} 2^{i-1}\right) \times 2^{exp-127}$
 - Range {0, [1.4 X 10^{-45*}, 3.4X10³⁸], NaN}
 - So, how do I get a much wider range with the same number of bits?
- This course: 2's complement integer representation



Number Systems: 2's Complement

- MSB weighted negatively, added to remaining positive n-1 bit number
 - 1xxxxx → Negative number
 - $0xxxxxx \rightarrow Positive number$
 - Covers range from -2ⁿ⁻¹ to 2ⁿ⁻¹-1
- Key motivations
 - Represent positive and negative numbers efficiently
 - Enable +, operations to be readily performed with an adder*
- But bit-wise, logical representation allows for easy conversion
 - 15 as an 8-bit number is trivial, how about -15*
 - Will have to solve for b_n , b_{n-1} , b_{n-2} , b_{n-3} ... b_2 , b_1 , b_0 ?

$$M = b_n \ b_{n-1} \ b_{n-2} \ b_{n-3} \dots b_2 \ b_1 \ b_0$$
$$M = -b_n 2^n + \sum_{i} b_i 2^i$$



2's Complement


- Let \tilde{X} be a binary representation for -X
 - $X + \tilde{X} = 0$
- n-bit 2's complement
 - Motivation: 8-bit addition: 255 + 1 = ?
 - Divide number space into 2 halfs (almost)
 - Let $X = [0,2^{n-1} -1]$ represent positive numbers
 - Let \tilde{X} = 2ⁿ X
 - $X + \tilde{X} = 2^n = 0$ (n-bit representation)
- Binary representation for \tilde{X}

$$2^n - X = (2^{n-1}) - X + 1 = \sim X + 1$$



$$= b_n b_{n-1} \dots b_2 b_1 b_0$$

$$M = -\left(b_n 2^{n+1} - \sum_{i=1}^{n} b_i 2^i\right) = -b_n 2^n + \sum_{i=1}^{n-1} b_i 2^i$$






2's Complement

- Let \tilde{X} be a binary representation for -X
 - $X + \tilde{X} = 0$
- n-bit 2's complement
 - Motivation: 8-bit addition: 255 + 1 = ?
 - Divide number space into 2 halfs (almost)
 - Let $X = [0,2^{n-1} -1]$ represent positive numbers
 - Let \tilde{X} = 2ⁿ X
 - $X + \tilde{X} = 2^n = 0$ (n-bit representation)
- Binary representation for \tilde{X}
 - $2^n X = (2^{n-1}) X + 1 = \sim X + 1$
- Useful algebraic representation of a 2's complement number M =

$$b_n \ b_{n-1} \dots b_2 \ b_1 \ b_0$$

$$M = -\left(b_n 2^{n+1} - \sum_{i}^{n} b_i 2^i\right) = -b_n 2^n + \sum_{i}^{n-1} b_i 2^i$$





One Last Note on 2-s Complement

$$M = -b_n 2^n + \sum_{i}^{n-1} b_i 2^i$$

$$-M = b_n 2^n + \sum_{i}^{n-1} -b_i 2^i = -(1 - b_n) 2^n + 2^n + \sum_{i}^{n-1} (1 - b_i) 2^i - 2^i$$

$$= -(1 - b_n) 2^n + 2^n + \sum_{i}^{n-1} (1 - b_i) 2^i - 2^i$$

$$= -(1 - b_n) 2^n + \sum_{i}^{n-1} (1 - b_i) 2^i + 2^n - \sum_{i}^{n-1} 2^i$$


$$= \overline{-b_n} \quad 2^n + \sum_{i}^{n-1} \overline{b_i} 2^i + 2^n - (2^n - 1)$$

$$= -\overline{b_n} \quad 2^n + \sum_{i}^{n-1} \overline{b_i} 2^i + 1 = \sim M + 1$$


 Given a number M, use algebraic representation to show that –M is derived based on ~M+1



1-Bit Adder



Α	В	S _{out}	C _{out}
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1




А	В	C _{in}	S _{out}	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Exercise: Implement a full-adder from 2-half adders and any other gates




- Sequential traversal of each adder → t_{delay} = N*D
 - Also known as the Ripple-carry adder
- Carry propagation sets addition latency
 - Faster adder topologies must speed-up carry generation
 - Last bit to get C_{in} sets overall adder delay






- Sequential traversal of each adder → t_{delay} = N*D
 - Also known as the Ripple-carry adder
- Carry propagation sets addition latency
 - Faster adder topologies must speed-up carry generation
 - Last bit to get C_{in} sets overall adder delay






- Sequential traversal of each adder → t_{delay} = N*D
 - Also known as the Ripple-carry adder
- Carry propagation sets addition latency
 - Faster adder topologies must speed-up carry generation
 - Last bit to get C_{in} sets overall adder delay





- Sequential traversal of each adder → t_{delay} = N*D
 - Also known as the Ripple-carry adder
- Carry propagation sets addition latency
 - Faster adder topologies must speed-up carry generation
 - Last bit to get C_{in} sets overall adder delay






- Sequential traversal of each adder \rightarrow $t_{delay} = N*D$
 - Also known as the Ripple-carry adder
- Carry propagation sets addition latency
 - Faster adder topologies must speed-up carry generation
 - Last bit to get C_{in} sets overall adder delay




Delay-Diagram for N-bit Ripple Carry Adder






Full-Adder Implementation




- Naive implementation is not area-efficient
- CMOS complex gate implementation
 - Sum: 3-input XOR
 - Carry: 3-input majority function



CMOS complex gate Implementation







Full-adder cell

- Carry generation is critical generate the Cout from A, B and C_{in}
- S_{out} can be efficiently be generated using A,B,C_{in} and C_{out}
- Available in most std-cell libraries









- Full-adder cell
 - Carry generation is critical generate the Cout from A, B and C_{in}
 - S_{out} can be efficiently be generated using A,B,C_{in} and C_{out}
 - Available in most std-cell libraries












ͺ ak	-)	S		
\overline{c}	00	01	11	10
0				
1				

् ā k)	(
\overline{c}	00	01	11	10
0				
1				




- Notice that the pulldown and pullup of Sum and Carry are identical
 - Complete the Karnaugh map for S and Cout in terms of \bar{A} , \bar{B} , \bar{C} .
 - Inverting the inputs inverts the outputs
 - Exploit this in the ripple carry adder to avoid inversion (bubble-propagation)







ͺ ak)	S		
\overline{c}	00	01	11	10
0	1	0	1	0
1	0	1	0	1


、āb (
\overline{c}	00	01	11	10
0	1	1	0	0
1	1	1	0	0



- Notice that the pulldown and pullup of Sum and Carry are identical
 - Complete the Karnaugh map for S and Cout in terms of \bar{A} , \bar{B} , \bar{C} .
 - Inverting the inputs inverts the outputs
 - Exploit this in the ripple carry adder to avoid inversion (bubble-propagation)









Aviod N/2 inversions!

- Notice that the pulldown and pullup of Sum and Carry are identical
 - Complete the Karnaugh map for S and Cout in terms of \bar{A} , \bar{B} , \bar{C} .
 - Inverting the inputs inverts the outputs
 - Exploit this in the ripple carry adder to avoid inversion (bubble-propagation)




- Full-adder cells only reduce delay of each bit-wise full addition
 - Carry generation/propagation is still occurring serially
- Exercise: Order the above computations. Fastest first. If any delays are equal, mark them.
- Observation: Carry propagation essentially determines latency






- Full-adder cells only reduce delay of each bit-wise full addition
 - Carry generation/propagation is still occurring serially
- Exercise: Order the above computations. Fastest first. If any delays are equal, mark them.
- Observation: Carry propagation essentially determines latency






- Full-adder cells only reduce delay of each bit-wise full addition
 - Carry generation/propagation is still occurring serially
- Exercise: Order the above computations. Fastest first. If any delays are equal, mark them.
- Observation: Carry propagation essentially determines latency






- Full-adder cells only reduce delay of each bit-wise full addition
 - Carry generation/propagation is still occurring serially
- Exercise: Order the above computations. Fastest first. If any delays are equal, mark them.
- Observation: Carry propagation essentially determines latency






- GPK formulation : Generate, Propagate, Kill
- At each bit, given inputs A, B
 - Carry-in is generated (regardless of C_{in}) if A&B=1
 - Carry-in is killed (regardless of C_{in}) if A | B=0
 - Carry-in is propagated* if A^B=1
- Each bit-stage is said to either Generate, Propagate or Kill the carry
- Group generate, propagate signals also defined






- GPK formulation : Generate, Propagate, Kill
- At each bit, given inputs A, B
 - Carry-in is generated (regardless of C_{in}) if A&B=1
 - Carry-in is killed (regardless of C_{in}) if A | B=0
 - Carry-in is propagated* if A^B=1
- Each bit-stage is said to either Generate, Propagate or Kill the carry
- Group generate, propagate signals also defined





- GPK formulation : Generate, Propagate, Kill
- At each bit, given inputs A, B
 - Carry-in is generated (regardless of C_{in}) if A&B=1
 - Carry-in is killed (regardless of C_{in}) if A | B=0
 - Carry-in is propagated* if A^B=1
- Each bit-stage is said to either Generate, Propagate or Kill the carry
- Group generate, propagate signals also defined






- GPK formulation : Generate, Propagate, Kill
- At each bit, given inputs A, B
 - Carry-in is generated (regardless of C_{in}) if A&B=1
 - Carry-in is killed (regardless of C_{in}) if A | B=0
 - Carry-in is propagated* if A^B=1
- Each bit-stage is said to either Generate, Propagate or Kill the carry
- Group generate, propagate signals also defined



Using Generate and Propagate



- 4-bit ripple-carry adder using PG logic
 - Carry ripple occurs now using AOI gate instead of full-adder cell



Group GPK

- Consider equations for C_{out} in terms of g_i, p_i and k_i
 - $C_{out,0} = g_0 + p_0 C_{in}$
 - $C_{out,1} = g_1 + g_0 p_1 + p_0 p_1 C_{in}$
 - $C_{out,2} = g_2 + g_1p_2 + g_0p_1p_2 + p_0p_1p_2C_{in}$
 - $C_{out,2} = g_3 + g_2p_3 + g_1p_2p_3 + g_0p_1p_2p_3 + p_0p_1p_2p_3C_{in}$
- Define group G,P functions as follows
 - $P_{j,l} = \prod_i p_k$
 - $G_{j,i} = g_j + g_{j-1} p_j + g_{j-2} p_{j-1} p_j + ... + g_i \prod_i p_k$
 - p_i can be computed using OR function instead of XOR
- Some useful results....
 - $C_i = G_{i,0}$ (By definition)
 - $G_{j,i} = G_{j,k} + G_{k-1,i}P_{j,k}$ (Merging property. Enables parallelism)
 - $G_{j,k} + G_{k-1,i}P_{j,k} = G_{j,k} + G_{k,i}P_{j,k}$ (Overlaps OK)



Group GPK

- Consider equations for C_{out} in terms of g_i, p_i and k_i
 - $C_{out,0} = g_0 + p_0 C_{in}$
 - $C_{out,1} = g_1 + g_0 p_1 + p_0 p_1 C_{in}$
 - $C_{out,2} = g_2 + g_1p_2 + g_0p_1p_2 + p_0p_1p_2C_{in}$
 - $C_{out,2} = g_3 + g_2p_3 + g_1p_2p_3 + g_0p_1p_2p_3 + p_0p_1p_2p_3C_{in}$
- Define group G,P functions as follows
 - $P_{j,l} = \prod_i p_k$
 - $G_{j,i} = g_j + g_{j-1} p_j + g_{j-2} p_{j-1} p_j + ... + g_i \prod_i p_k$
 - p_i can be computed using OR function instead of XOR
- Some useful results....
 - $C_i = G_{i,0}$ (By definition)
 - $G_{i,i} = G_{i,k} + G_{k-1,i}P_{i,k}$ (Merging property. Enables parallelism) Exercise
 - $G_{j,k} + G_{k-1,i}P_{j,k} = G_{j,k} + G_{k,i}P_{j,k}$ (Overlaps OK)




Group GPK

- Consider equations for C_{out} in terms of g_i, p_i and k_i
 - $C_{out,0} = g_0 + p_0 C_{in}$
 - $C_{out,1} = g_1 + g_0 p_1 + p_0 p_1 C_{in}$
 - $C_{out,2} = g_2 + g_1p_2 + g_0p_1p_2 + p_0p_1p_2C_{in}$
 - $C_{out,2} = g_3 + g_2p_3 + g_1p_2p_3 + g_0p_1p_2p_3 + p_0p_1p_2p_3C_{in}$
- Define group G,P functions as follows
 - $P_{j,l} = \prod_i p_k$
 - $G_{j,i} = g_j + g_{j-1} p_j + g_{j-2} p_{j-1} p_j + ... + g_i \prod_i p_k$
 - p_i can be computed using OR function instead of XOR
- Some useful results....
 - $C_i = G_{i,0}$ (By definition)
 - $G_{j,i} = G_{j,k} + G_{k-1,i}P_{j,k}$ (Merging property. Enables parallelism) Exercise
 - $G_{j,k} + G_{k-1,i}P_{j,k} = G_{j,k} + G_{k,i}P_{j,k}$ (Overlaps OK) Exercise




Carry-Skip Adder



- Recall observation: Delay of a ripple-carry is limited by longest sequence of Propagate stages
- Solution: Detect sequence(group) of propagate stages in parallel and "forward" the carry through them
 - Addition computation occurs serially within each group
 - Substantially shorten the sequence of carry propagation stages in the critical path



Carry-Skip Adder






- Recall observation: Delay of a ripple-carry is limited by longest sequence of Propagate stages
- Solution: Detect sequence(group) of propagate stages in parallel and "forward" the carry through them
 - Addition computation occurs serially within each group
 - Substantially shorten the sequence of carry propagation stages in the critical path




Carry-Skip Adder



- Recall observation: Delay of a ripple-carry is limited by longest sequence of Propagate stages
- Solution: Detect sequence(group) of propagate stages in parallel and "forward" the carry through them
 - Addition computation occurs serially within each group
 - Substantially shorten the sequence of carry propagation stages in the critical path




Carry-Skip Adder



- Recall observation: Delay of a ripple-carry is limited by longest sequence of Propagate stages
- Solution: Detect sequence(group) of propagate stages in parallel and "forward" the carry through them
 - Addition computation occurs serially within each group
 - Substantially shorten the sequence of carry propagation stages in the critical path



Carry-Skip Delay Diagram




$$T_{\text{skip-delay}} = t_{\text{pg}} + (n-1)t_{\text{AOI}} + (k-1)t_{\text{mux}} + (n-1)t_{\text{AOI}} + t_{\text{XOR}}$$
$$= t_{\text{pg}} + 2(n-1)t_{\text{AOI}} + (k-1)t_{\text{mux}} + t_{\text{XOR}}$$

•
$$t^*_{delay} = \Theta(\sqrt{N})$$



Carry-Skip Delay Diagram




$$T_{\text{skip-delay}} = t_{pg} + (n-1)t_{AOI} + (k-1)t_{mux} + (n-1)t_{AOI} + t_{XOR}$$
$$= t_{pg} + 2(n-1)t_{AOI} + (k-1)t_{mux} + t_{XOR}$$

•
$$t^*_{delay} = \Theta(\sqrt{N})$$






Carry-Skip Delay Diagram



$$T_{\text{skip-delay}} = t_{\text{pg}} + (n-1)t_{\text{AOI}} + (k-1)t_{\text{mux}} + (n-1)t_{\text{AOI}} + t_{\text{XOR}}$$
$$= t_{\text{pg}} + 2(n-1)t_{\text{AOI}} + (k-1)t_{\text{mux}} + t_{\text{XOR}}$$






Do I really need a MUX?




Carry-Look Ahead Adder



- Compute group G,P signals concurrently
- Merge G, P signals to produce C_i
- Possible to build efficient single-gate implementation of group G, P
 - Gate implementation of $G_{k,k-n} \rightarrow Radix-n$ implementations
 - Done using dynamic logic (Brief discussion of this at the end of the course)




Carry-Look Ahead Adder



- Compute group G,P signals concurrently
- Merge G, P signals to produce C_i
- Possible to build efficient single-gate implementation of group G, P
 - Gate implementation of $G_{k,k-n} \rightarrow Radix-n$ implementations
 - Done using dynamic logic (Brief discussion of this at the end of the course)



Carry-Look Ahead Adder




- Wait, how come I get to use an AOI

 Compute group G,P signals concurrently here and not in carry-skip
- Merge G, P signals to produce C_i
- Possible to build efficient single-gate implementation of group G, P
 - Gate implementation of $G_{k,k-n} \rightarrow Radix-n$ implementations
 - Done using dynamic logic (Brief discussion of this at the end of the course)




CLA Delay Diagram



- $T_{cla-delay} = t_{pg} + t_{group-pg} + (k-1)t_{AOI} + (n-1)t_{AOI} + t_{XOR}$
- $t^*_{delay} = \Theta(\sqrt{N})$
- Note: Essentially identical to carry-skip




Speculating the Incoming Carry



- Note: Speculate on the carry. Make a late selection
- $T_{csa-delay} = t_{pg} + (k-1)t_{mux} + nt_{AOI}$
- $t^*_{delay} = \Theta(\sqrt{N})$




Carry-Select Adder



- Basic Idea: Speculate on the value of the carry per segment.
 - Compute C_{out} in each case
 - Optionally compute the sum output for each segment
- When the actual carry arrives
 - Select the C_{out} corresponding to the real C_{in}
 - Select the output sums for the segment based on C_{in}



Carry-Select Adder



- Basic Idea: Speculate on the value of the carry per segment.
 - Compute C_{out} in each case
 - Optionally compute the sum output for each segment
- When the actual carry arrives
 - Select the C_{out} corresponding to the real C_{in}
 - Select the output sums for the segment based on C_{in}




Exploiting Non-uniform Group Size

 Exercise. Consider an alternative partition of each group of the adder bits to build a faster carry-select adder




Exploiting Non-uniform Group Size



 Exercise. Consider an alternative partition of each group of the adder bits to build a faster carry-select adder



Exploiting Non-uniform Group Size



 Exercise. Consider an alternative partition of each group of the adder bits to build a faster carry-select adder



Tree Adders


- Carry-lookahead. Fast, but still merges groups linearly
- Key enabling observations:
 - Carry-out can be written in terms of group propagates and generates
 - Group propagates and generates are associative (can be computed in parallel)
- Large variety of tree adders
 - Trade-off Latency, Fanout and Routing Tracks
 - We consider two tree adder topologies
 - Brent-Kung
 - Kogge-Stone
- Weste-Harris' Textbook has an excellent treatment of classifying several popular tree adders and the trade-offs they make (Examined in closer detail in EE477.

Optional for EE476)

- High-quality digital systems all use tree adder variants of some kind
 - Higher radix
 - Dynamic logic or Mixed logic (Static+Dynamic) in high perf. systems
 - Combination of Tree adders with sum/carry select



Brent-Kung Adder




- "Baseline" Tree adder
 - Need to do 2 tree traversals to get C14 (crit. path)
 - Fanout at each gate is managed

Source: W&H




Kogge-Stone Adder



- Lowest number of delay levels (log₂ n)
 - Fanout managed well (compared to Sklansky)
 - Relatively more regular layout (but wire parasitics, track-allocation tricky)




Algorithmic Complexity and VLSI



- General rule of thumb: Alorithmic complexity is a good indicator of latency of VLSI computation
- However, VLSI implementations often fall in the "middle zone"
 - N is large enough that poor complexity results in slow implementations
 - N is not so large that overhead can be ignored...



Algorithmic Complexity and VLSI



Multiply two nxn matrices:

- Definition: O(n³)
- Fastest known: O(n^{2.37188})

Duan, Ran; Wu, Hongxun; Zhou, Renfei (Oct. 2022)

- General rule of thumb: Alorithmic complexity is a good indicator of latency of VLSI computation
- However, VLSI implementations often fall in the "middle zone"
 - N is large enough that poor complexity results in slow implementations
 - N is not so large that overhead can be ignored...



Overflow

- Signed and unsigned arithmetic results can exceed bounds
 - 4 bit unsigned computation.
 - 12 + 12 = 8
 - 4-bit signed computation
 - 7+7=-2
 - -8 5 = 3
- Nomenclature adopted in microprocessors: Carry flag to detect overflow in unsigned arithmetic, Overflow flag for signed arithmetic
 - Carry flag. Set when C_{out} of n-bit computation, C_{out,n} is 1
 - Overflow flag. Set as $C_{out,n} \wedge C_{out,n-1}$ (Prove this using Eqn 1 or circle-plot)



Reading

- Required
 - W&H: 11.2-11.2.2.7
- Optional
 - W&H: 11.2.2.8 11.2.2.10

