# Lecture 8: Timing Elements (a.k.a Sequential Elements)

# Acknowledgements

All class materials (lectures, assignments, etc.) based on material prepared by Prof. Visvesh S. Sathe, and reproduced with his permission





Visvesh S. Sathe
Associate Professor
Georgia Institute of Technology
https://psylab.ece.gatech.edu

UW (2013-2022) GaTech (2022-present)

#### Coverage


- Latch
  - Basic structure and operation
  - Common nomenclature (A-Phase, B-Phase)
- Flip-Flops
  - Basic topology (Master-Slave)
  - Set/Reset, Scan capability
- Timing
  - Timing properties of sequential elements (Setup, Hold, clk-Q, D-Q)
  - Static timing example







#### The Traditional Latch...




D	DB	Q[n]	QB[n]
0	0	Q[n-1]	QB[n-1]
0	1	0	1
1	0	1	0
1	1	0	0


- Basic objective: Robustly hold the logic state of a node
- Data processing synchronized by system clock → use clock to perform dataretention



#### The Traditional Latch...



D	DB	Q[n]	QB[n]
0	0	Q[n-1]	QB[n-1]
0	1	0	1
1	0	1	0
1	1	0	0




D	en	Q[n]	QB[n]
0	0	Q[n-1]	QB[n-1]
1	0	Q[n-1]	QB[n-1]
0	1	0	1
1	1	1	0

- Basic objective: Robustly hold the logic state of a node
- Data processing synchronized by system clock → use clock to perform dataretention



#### **Motivation-1: State Machines**



clk samples n2 and x

1/0

(10)

Reset

(00)


0/0

0/0


В

- Timing rules govern correct operation
  - How late can *n2* switch


#### **Motivation-2: Pipelines**




- Un-pipelined design: New data is computed after previous data computation is completed
- Pipelined design: Capture "in-flight" data being computed and Launch new data concurrently
  - Use a state-retention element (latch/flop) to hold the 2<sup>nd</sup> stage input steady while the first stage toggles due to the computation result of fresh inputs
  - Widely used performance/efficiency enhancement
- Timing properties of FF are very important in determining robustness/performance
  - What is the delay of the FF ( $clk \rightarrow Q$ )
  - How soon must data arrive at the FF before its sampled
  - Does the latched data need to be held steady for some time? How much?






















- Conditionally connect/disconnect transmission gate
- Robust operation requires Q to be actively held when En=0






- Avoid contention with use of complementary transmission gate operation
  - When En='1': Latch is *transparent*. Feedback path is open (turned off)
  - When En='0': Latch is *opaque*. Feedback path holds state



#### **Latch Operation (Timing)**



- Referred to as "Level-Senstive" timing elements
  - Transparent Phase : Allow data arriving at D to pass to Q
  - Opaque Phase: Hold data at Q steady regardless of values at D
- Latch transparent in the A-phase is called an A-phase latch
- Latch transparent in the B-phase is called a B-phase latch



**B-Phase Latch** 


en

#### **Timing Characteristics: Nomenclature**

- Data is said to arrive at the latch input D at time: arrival\_time
- Data is said to depart latch output Q at time: departure\_time
- T<sub>CO</sub> is the delay between the clock transparency edge and the departure time
- T<sub>DO</sub> is the delay between departure\_time and arrival\_time
- T<sub>setup</sub> is the delay **before** the latch becomes **opaque** that data must arrive for a "good-quality" capture
- T<sub>hold</sub> is the delay **after** the latch becomes opaque that data must be held steady for a "good-quality" capture
- For both setup and hold times, "good-quality" capture is required. Correctly latching the value is not good enough




#### **Latch Timing Characteristics: A quick overview**



- Latch T<sub>CQ</sub> is relevant when data arrives as latch is opaque
- T<sub>DQ</sub> is the predominantly used metric for delay through the latch when data arrives during transparent operation




# Flip Flop Structure




- Flip-flops: A latch-pair
- For the rest of this class: FF → Master-Slave Flip-Flop






Using B-A latch combination enables
 FF to sample at a clock edge, and
 preserve state at all other times













- clk='1'
  - B-latch opaque
  - Input data does not transfer to n0
  - FF holds previous state

n0


Q •




- $clk = 1 \rightarrow 0$ 
  - B-latch now transparent
  - Data flows to n0
  - A-latch becomes opaque
  - Blocks flow of data from n0 to Q









- $clk = 1 \rightarrow 0$ 
  - B-latch now transparent
  - Data flows to n0
  - A-latch becomes opaque
  - Blocks flow of data from n0 to Q









- $clk = 0 \rightarrow 1$ 
  - A-latch becomes transparent
  - n0 data flows to output
  - B-latch becomes opaque
  - Simultaneous transparent-opaque action creates edge-based sampling and update







- $clk = 0 \rightarrow 1$ 
  - A-latch becomes transparent
  - n0 data flows to output
  - B-latch becomes opaque
  - Simultaneous transparent-opaque action creates edge-based sampling and update









- $clk = 1 \rightarrow 0$ 
  - A-latch opaque
  - B-latch transparent
  - Simultaneous transparent-opaque action creates edge-based sampling and update









- $clk = 1 \rightarrow 0$ 
  - A-latch opaque
  - B-latch transparent
  - Simultaneous transparent-opaque action creates edge-based sampling and update









- D toggles while clk=0
  - B-latch transparent
  - Data flows to n0
  - A-latch opaque
  - Q holds previous value









- D toggles while clk=0
  - B-latch transparent
  - Data flows to n0
  - A-latch opaque
  - Q holds previous value









- $clk 0 \rightarrow 1$ 
  - B-latch opaque
  - A-latch transparent
  - Data at n0 flows to Q







- clk
  - B-latch transparent
  - Data flows to n0
  - A-latch opaque
  - Q holds previous value






# **Timing: Setup** CQ0 Arrival T/2 time

- Data must arrive at FF input T<sub>setup</sub> before latching edge
  - Allow Data to flow through B-Latch, arrive at opaque A-latch before  $clk \rightarrow 1$
  - Later data arrival causes reduced drive through slave latch, ↑n3, Q\_bar delay
  - Even more delay..  $Clk \rightarrow 1$  while(or before) n0 transitions. Feedback restores old state




#### **Timing: Setup**



- Requirement for data arrival before clock edge varies
  - In this class, setup is violated if T<sub>CQ</sub> "pushout" exceeds 10ps




#### **Timing: Setup**




- Requirement for data arrival before clock edge varies
  - In this class, setup is violated if T<sub>CQ</sub> "pushout" exceeds 10ps
  - Why not define T<sub>setup</sub> based on correctly latched data?









- Data must remain stable T<sub>hold</sub> after latching edge
- If fresh data arrives at the flop input, before the hold time
  - Successively earlier data arrival causes reduced slave latch drive, ↑n3, Q\_bar delay
  - Still earlier data makes input appear to be a glitch, and not correctly latched
  - Hold time violations also referred to as a race condition (fresh data races through, overwriting correct data)



- Data must remain stable T<sub>hold</sub> after latching edge
- If fresh data arrives at the flop input, before the hold time
  - Successively earlier data arrival causes reduced slave latch drive, ↑n3, Q\_bar delay
  - Still earlier data makes input appear to be a glitch, and not correctly latched
  - Hold time violations also referred to as a race condition (fresh data races through, overwriting correct data)

#### Timing: Hold 2





- Not all transitions cause a delay pushout
- Consider data-sequence : 0→0→1
  - If "1" begins to violate hold time and arrives successively earlier, before tx-gate is off
  - n0 begins to charge up but only until sampling master tx-gate is still on
  - Once tx-gate is off, feedback restores value of n0 (if n0 is still early in the charge-up state)
- 10% glitch amplitude on state retention node (n0 here) considered glitching limit



# T<sub>setup</sub> and T<sub>hold</sub> review

- What happens when data arrives after T<sub>setup</sub> and before T<sub>hold</sub>?
  - A. Data is undefined
  - B. Complementary data is latched
  - c.  $T_{cq} = infinite$
- T<sub>setup</sub>: Time before sampling edge that data must arrive (in a 50% sense)
- T<sub>hold</sub>: Time after sampling edge that **latched** data must remain stable (in a 50% sense)
- T<sub>setup</sub>, T<sub>hold</sub> are not always constrained to be positive
  - In a master-slave flop, T<sub>hold</sub> is often negative



# **Analyze This...**

- Push out the slave clock relative to the master clock
  - What are the benefits
  - What are the risks



#### **Analyze This...**

- Push out the slave clock relative to the master clock
  - What are the benefits
  - What are the risks
- Push out the master clock relative to the slave clock
  - What are the benefits
  - What are the risks



# **Reading/Thinking assignment**

Think about how you can cause a hold violation in a Master-slave latch...what actually goes on???What implication does it have on the hold-times of M-S latches?