Lab 1 Lecture

Monday, January 10, 2022

Agenda:

- Logistics and Remote OptionsCCS
- EPWM (week 1)
- ADC (week 2)
- OWON USB Oscilloscope

Logistics:

- Please check Announcements on Canvas frequently
 In person lab every Tuesday, remote option offered asynchronously
 - $\circ\quad \mbox{Use OWON oscilloscope}$ and personal PC for remote option
 - $\circ \quad \text{Watch Lab Lecture (same material covered during in-person lab section)}$
 - $\circ \;\;$ If doing fully remote, recommend forming a pair with others doing fully remote
 - o Please LET ISHAAN KNOW if you are doing fully remote
 - $\circ~$ If feeling unwell or exposed to COVID, do not attend class.
 - o Ishaan will be flexible if you get sick or need to quarantine.

CCS (11.0 with C2000 support):

- Instructions to get starter code is in Canvas files (Lab 1 CCS.pdf).
 Walkthrough

EPWM:


- Peak Valley Sampling
 Use EPWM1A/B: 10kHz, up-down counter mode, 100ns deadtime
- Sync ADC
- Registers

ADC:

- Interrupt
- Registers

- Used to validate ADC
- Registers

Look in reference user manual



How to set




Figure 18-35. Dead-Band Waveforms for Typical Cases (0% < Duty < 100%)

Enhanced Pulse Width Modulator (ePWM) The dead-band submodule supports independent values for rising-edge (RED) and falling-edge (FED) delays. The amount of delay is programmed using the DBRED and DBFED registers. These are 10-bit registers and their value represents the number of time-base clock, TBCLK, periods by which a signal edge is delayed. For example, the formula to calculate falling-edge-delay and rising-edge-delay is:

FED = DBFED × T_{TBCLK} 210-614 RED = DBRED × TIBGIK

Where T_{TBCLK} is the period of TBCLK, the prescaled version of EPWMCLK.

For convenience, delay values for various TBCLK options are shown in Table 18-10. The ePWM input clock frequency that these delay values been computed by is 100 MHz.

Dead-Band Value		Dead-Band Delay in µS	
DBFED, DBRED	TBCLK = EPWMCLK/1	TBCLK = EPWMCLK /2	TBCLK = EPWMCLK/4
1	0.01 µS	0.02 µS	0.04 μS
5	0.05 µS	0.10 µS	0.20 µS
10	0.10 µS	0.20 µS	0.40 µS
100	1.00 µS	2.00 µS	4.00 µS
200	2.00 µS	4.00 µS	8.00 µS
\$ 400	4.00 µS	8.00 µS	16.00 µS
500	5.00 µS	10.00 µS	20.00 µS
600	6.00 µS	12.00 µS	24.00 µS
700	7.00 µS	14.00 µS	28.00 µS
800	8.00 µS	16.00 µS	32.00 µS
900	9.00 µS	18.00 µS	36.00 µS
1000	10.00 µS	20.00 µS	40.00 µS

TOPRO: We derind

Regnone, AEG-STER, bis, BITFIELD = _____)

Setting up ADC

• Set with 100ns sample window, ADC clock = System Clock, sampling frequency = 2 x Fepwm

 ADC conversion triggers an interrupt. This means that the interrupt service routine periodically runs after every ADC conversion. You will want to read the ADCRESULT into a variable in the interrupt in order to see what it is.

Registers: Registers: (wit ADCC)

ADCCTL2: control ADC clock (and other settings) (example in grane collection)

• Prescale: set such that ADC clock = System Clock ADCSOCXCTL: control ADC start of conversion trigger and channel

CHSEL: used to select ADC channel (e.g. ADCINA3)

- 5-15 ACQPS: used to select ADC sample window based on number of cycles of ADC clock. Set to achieve 100ns sample window.
 - TRIGSEL: used to select trigger for ADC SOC, use EPWM1. (peak and lay)

Interrupt for ADCA should already be set up in the sample code. No need to worry about this.

Test ADC using DC power supply ------ star -1 OV, go up to 3V - values between [0 (212-1)]



Set up Digital Analog Converter to output the SAME values as the ADC input. This can test your ADC, including sampling window and period.

Registers:

DACCTL: Control settings for DAC

- DACREFSEL (0b1) to match ADC reference
- LOADMODE: 6b0 to update DAC value on SYSCLK

MODE: 0b1/

DACOUTEN: enable DAC output, set to 1

n distribute **DACVALS:** clear to start, this is the value loaded into the DAC (numerical). Set this value in the ADC interrupt service routing to the same value as the ADCRESULT in order to pass directly to output.

• Use function generator (3V 1kHZ sine wave) 9 Start 6 Feeding an analog signal to the ADC to validate with the DAC:

- Start function generator at ~OV. Turn on, and increase the voltage slowly.
- Probe DAC and input function and observe.
- If you use OWON scope, use RC filter

SV, IKHE JUIZ

Using the OWON Oscilloscope:

- USB oscilloscope
- Use normal oscilloscope probes
- Only ever reference (alligator elip) to ground.
 Must download software for VDS1022I:
- https://www.owon.com.hk/products owon vds series pc oscilloscope

RC Filter to provide Analog Signal:

- Use R = 100kOhm, C = 0.01uF
 - o Selected by simulating in PLECS, and I had a bunch of 0.01uF capacitors. R high to limit
- Produce Triangle Wave from 1.9-3.1V
- $\label{eq:make-sure-ground} \textbf{Make sure grounds connected correctly (ground bottom of capacitor and the bottom pin of the}$ square wave generator)

