



Loom Communications 6502 SBC, v. 1.0.4 (c) 2012



Memory test

- \$AA (LDA) - \$AA - 10101010
- \$80 (STA) \$05 \$00
- \$E6 (INC) \$05
- \$A5 (LDA) \$05
- \$00 (SW) \$00
- Increment \$05
- Load back to ACC



RESET
3.3V
5V
GND
GND
Vin

(D54) PF 0 : AIN0
(D55) PF 1 : AIN1
(D56) PF 2 : AIN2
(D57) PF 3 : AIN3
(D58) PF 4 : AIN4
(D59) PF 5 : AIN5
(D60) PF 6 : AIN6
(D61) PF 7 : AIN7


(Pin Int 16) (D62) PK 0 : AIN8
(Pin Int 17) (D63) PK 1 : AIN9
(Pin Int 18) (D64) PK 2 : AIN10
(Pin Int 19) (D65) PK 3 : AIN11
(Pin Int 20) (D66) PK 4 : AIN12
(Pin Int 21) (D67) PK 5 : AIN13
(Pin Int 22) (D68) PK 6 : AIN14
(Pin Int 23) (D69) PK 7 : AIN15


AREF
GND

D13 : PB 7 | PWM T0A, Pin Int 7
D12 : PB 6 | PWM T1B, Pin Int 6
D11 : PB 5 | PWM T1A, Pin Int 5
D10 : PB 4 | PWM T2A, Pin Int 4
D9 : PH 6 | PWM T2B
D8 : PH 5 | PWM T4C
D7 : PH 4 | PWM T4B
D6 : PH 3 | PWM T4A
D5 : PE 3 | PWM T3A
D4 : PG 5 | PWM T0B
D3 : PE 5 | PWM T3C, INT5
D2 : PE 4 | PWM T3B, INT4
D1 : PE 1 | USART0 TX
D0 : PE 0 | USART0 RX, pin Int 8

D14 : PJ 1 | USART3 TX, Pin Int 10
D15 : PJ 0 | USART3 RX, Pin Int 9
D16 : PH 1 | USART2 TX
D17 : PH 0 | USART2 RX
D18 : PD 3 | USART1 TX, Ext Int 3
D19 : PD 2 | USART1 RX, Ext Int 2
D20 : PD 1 | I2C SDA, Ext Int 1
D21 : PD 0 | I2C SCL, Ext Int 0

5V
D23 : PA 1 | Ext Memory addr bit 1
D25 : PA 3 | Ext Memory addr bit 3
D27 : PA 5 | Ext Memory addr bit 5
D29 : PA 7 | Ext Memory addr bit 7
D31 : PC 6 | Ext Memory addr bit 14
D33 : PC 4 | Ext Memory addr bit 12
D35 : PC 2 | Ext Memory addr bit 10
D37 : PC 0 | Ext Memory addr bit 8
D39 : PG 2 | ALE Ext Mem
D41 : PG 0 | Wr Ext Mem
D43 : PL 6
D45 : PL 4
D47 : PL 2
D49 : PL 0
D51 : PB 2 | *PWM 5B
D53 : PB 0 | T5 external counter
D55 : PB 0 | ICP T4
D57 : PB 0 | SPI MOSI
D59 : PB 0 | SPI SS





VSS	1	40	RES - PD ³
RDY	2	39	ϕ_2 (OUT) — PD ¹
ϕ_1 (OUT)	3	38	S0
$\overline{\text{IRQ}}$	4	37	ϕ_0 (IN) —
N.C.	5	36	N.C.
$\overline{\text{NMI}}$	6	35	N.C.
SYNC	7	34	R/W \Rightarrow RAM $\overline{\text{WE}}$
VCC	8	33	D0
A0	9	32	D1
A1	10	31	D2
A2	11	30	D3
A3	12	29	D4
A4	13	28	D5
A5	14	27	D6
A6	15	26	D7
A7	16	25	A15
A8	17	24	A14
A9	18	23	A13
A10	19	22	A12
A11	20	21	VSS


6502



4

RAM PIN28 WE — P00
G502 CLK — P01
RAM PIN30 / SRAM CE1 — P02
G502 - PIN40 ~~Reset~~ — P03
PH0 > LED - R16
PH1

Keith Legg, Dec 28, 2015



6502
Reset?
*

* reset is not ^{currently} controlled in software - the switch to H-Z seems to suffice but a better circuit is needed.