

- Write your NetID at the top of each physical page of the exam.
- Please turn off and stow away all electronic devices. You may not use them for any reason for the entirety of the exam. Do not bring them with you if you leave the room temporarily.
- This is a closed book and notes examination. You may use the 3-sided reference provided.
- To receive partial credit you must show your work. If you believe a question is open to interpretation, then please ask us about it! Please state any assumptions you make.
- There are 7 problems and 15 pages. Make sure you have the whole exam.
- You have **120 minutes** to complete 125 points. Use your time accordingly.

Problem	Topic	Points
1	Write your name and NetID	1
2	Multiple Choice	10
3	Calling Conventions	20
4	Memory Layout and Assembly	24
5	Caches	24
6	Address Translation	30
7	Synchronization	16
Total		125

Your Name _____

Your NetID _____

1. Write your name and NetID [1 pt]

[This page intentionally left empty]

2. Multiple Choice [10 pts] (parts a–e)

There is only 1 correct answer per question. If you write down multiple answers, we will only grade the first one.

(a) [2 pts] **MIPS.** The function `main` calls the function `power` with the instruction: `jal power`. That `jal` instruction is at address 1000. What happens to `$sp`?

- A. Nothing; `jal` is unrelated to `$sp`.
- B. `$sp` is set to 1000.
- C. `$sp` is set to 1004.
- D. `$sp` is set to the old `$fp`.

Your Answer: _____

(b) [2 pts] **Operating Systems.** Which **one** of the following statements about the operating system is **true**?

- A. Multiple copies of OS code reside in physical memory because every process keeps a copy of the kernel in its reserved address space.
- B. A programmer can invoke the operating system by using an instruction that will trigger an interrupt.
- C. The OS can interrupt user code via a system call.
- D. The OS is always actively running on the CPU.
- E. The OS uses its own stack when executing a system call on behalf of user code.

Your Answer: _____

(c) [2 pts] **Conflict Misses.** You can have a conflict miss in a fully associative cache.

- A. True
- B. False
- C. Cannot be answered with the information given

Your Answer: _____

(d) [2 pts] **Asynchronicity.** Which of these exceptional events are asynchronous?

- A. Software Exception
- B. Hardware Interrupt
- C. System Call
- D. A and C
- E. B and C

Your Answer: _____

(e) [2 pts] **Cache Coherence.** A single core machine that supports multiple threads can experience a coherence miss.

- A. True
- B. False
- C. Depends on whether the threads are coarse- or fine-grained.
- D. Cannot be answered with the information given

Your Answer: _____

3. Calling Conventions [20 pts]

The following assembly is the body of `arraylist_free` from lab compiled for a MIPS processor with a control delay slot:

BODY:

```
SW    $a0, 28($sp)
```

```
LW    $t0, 0($a0)
```

```
BEQZ $t0, RESET
```

```
NOP
```

```
MOVE $a0,$t0
```

```
JAL free
```

```
NOP
```

RESET:

```
LW $t0, 28($sp)
```

```
SW $0, 4($t0)
```

```
SW $0, 8($t0)
```

```
SW $0, 12($t0)
```

Write the prologue and epilogue for this body. Use the class calling conventions.

PROLOGUE:

EPILOGUE:

4. Memory Layout and Assembly [24 pts] (parts a-b)

Suppose you have the following lines of code:

```
#define MAX_SIZE
int x;

int main()
{
    x = 5;
    int a = 6;
    int *b = (int*)malloc(MAX_SIZE);
    *b = a+x;
}
```

- (a) [14 pts] **Memory layout.** Where are the following program components located? Choose one of the following regions of virtual memory in the full system layout:

A. Stack	_____ x
B. Heap	_____ a
C. Data	_____ b
D. Text	_____ the address that b points to
E. None of the above	_____ malloc()
	_____ main()
	_____ MAX_SIZE

NetID: _____

- (b) [14 pts] **Assembly.** Translate the four lines of code in the `main` function (**no** prologue/epilogue needed) using the class calling convention. If the problem does not provide enough information for full translation in addressing, make reasonable assumptions consistent with the general memory layout.

5. Caches [24 pts] (parts a–d)

A program runs on a 1024 byte cache that has been just flushed. The table below lists the first memory addresses accessed, in order, and the results of the cache lookup. Answer the following questions about the cache. When asked for numeric responses, assume that the only valid answers are powers of 2.

Address	Cache Behavior
0x8000	MISS
0x801F	HIT
0x8020	MISS
0x803F	HIT
0x8040	MISS
0x8100	MISS
0x8000	HIT
0x8200	MISS
0x8000	HIT
0x8300	MISS
0x8000	HIT
0x8400	MISS
0x8000	MISS
0x8420	MISS
0x8020	HIT
0x8240	MISS
0x8040	HIT
0x8440	MISS
0x8040	HIT

(a) [6 pts] What is the length of a cache line? Justify your answer briefly.

(b) [6 pts] Is this a direct-mapped cache? Justify your answer briefly.

- (c) [8 pts] What is the set-associativity of this cache? Justify your answer briefly. Assume that the replacement policy is FIFO (First in, First out).

- (d) [4 pts] Assume that the addresses listed are the lower bits of a full 32 bit address. What bits of the address correspond to the tag for this cache? Justify briefly.

6. Address Translation [30 pts] (parts a–j)

The following problem concerns the way virtual addresses are translated into physical addresses.

- The memory is byte addressable.
- Memory accesses are to 4-byte words.
- Virtual addresses are 24 bits wide.
- Physical addresses are 20 bits wide.
- The page size is 16kB (i.e.).
- The TLB is 4-way set associative with 16 total entries. Remember, the TLB is just like a cache except that it stores the Physical Page Number associated with a Virtual Page Number instead of the Data associated with an Address.

(a) [2 pts] What is the largest size (in bytes) of the virtual address space for a process?

(b) [2 pts] How large (in bytes) is memory/DRAM?

(c) [2 pts] How large (in bits) is the page offset?

(d) [2 pts] How many pages are there in DRAM?

- (e) [4 pts] The box below shows the format of a virtual address.

23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

Indicate (by specifying the bit indices) the fields that would be used to determine the following:

VPO The virtual page offset: _____

VPN The virtual page number: _____

- (f) [4 pts] The box below shows the same format for a virtual address.

23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

Using the same virtual address above, indicate (by specifying the bit indices) the fields that would be used to determine the following:

TLBI The TLB index: _____

TLBT The TLB tag: _____

- (g) [4 pts] The box below shows the same format for a physical address.

19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

Indicate (by specifying the bit indices) the fields that would be used to determine the following:

PPO The physical page offset: _____

PPN The physical page number: _____

In the following tables, **all numbers are given in hexadecimal**. The contents of the TLB and the page table for the first 32 pages are as follows:

TLB			
Index	Tag	PPN	Valid
0	03	B	1
	06	6	0
	28	3	1
	01	F	0
1	31	0	1
	12	3	0
	06	4	1
	0B	1	1
2	2A	A	0
	11	1	0
	1F	8	1
	06	5	1
3	06	3	1
	3F	F	0
	10	D	0
	32	0	0

Page Table					
VPN	PPN	Valid	VPN	PPN	Valid
00	7	1	10	6	0
01	8	1	11	7	0
02	9	1	12	8	0
03	A	1	13	3	0
04	6	0	14	D	0
05	3	0	15	B	0
06	1	0	16	9	0
07	8	0	17	6	0
08	2	0	18	C	1
09	3	0	19	4	1
0A	1	1	1A	F	0
0B	6	1	1B	2	1
0C	A	1	1C	0	0
0D	D	0	1D	E	1
0E	E	0	1E	5	1
0F	D	1	1F	3	1

- (h) [2 pts] Complete the **Virtual Address**: 0x19E37C, by filling in one bit per box:

23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

[illegible]

- (i) [6 pts] **Address translation.** For the above virtual address, indicate the TLB entry accessed and the physical address. Indicate whether the TLB misses and whether a page fault occurs. If there is a page fault, enter “-” for “PPN”.

Parameter	Value
VPN	0x
TLB Index	0x
TLB Tag	0x
TLB Hit? (Y/N)	
Page Fault? (Y/N)	
PPN	0x

- (j) [2 pts] **Physical address.** Write physical address format (one bit per box). Also, write physical address in hex below boxes. If you had a page fault in the previous part, you may not be able to fill in all the boxes.

19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

[illegible]

NetID: _____

[This page intentionally left empty]

7. Synchronization [16 pts] (parts a–b)

Consider the following possible implementations of `mutex_lock(int *lock_addr)`, a function that obtains a lock located at address `lock_addr`. The lock is free when the value in memory is 0, taken when 1. `SC` returns 1 if successful. This function is meant to be called before entering a *critical section* of code.

<p>A.</p> <pre> LI \$t1, 1 try: LL \$t0, 0(\$a0) BNEZ \$t0, try SC \$t1, 0(\$a0) BEQZ \$t1, try </pre>	<p>B.</p> <pre> try: LI \$t1, 1 LL \$t0, 0(\$a0) SC \$t1, 0(\$a0) BEQZ \$t1, try </pre>	<p>C.</p> <pre> try: LI \$t1, 1 LL \$t0, 0(\$a0) BNEZ \$t0, try SC \$t1, 0(\$a0) BEQZ \$t1, try </pre>
<p>D.</p> <pre> try: ADDUI \$t1, \$t1, 1 LL \$t0, 0(\$a0) BNEZ \$t0, try SC \$t1, 0(\$a0) BEQZ \$t1, try </pre>	<p>E.</p> <pre> try: LI \$t1, 1 LL \$t0, 0(\$a0) SC \$t1, 0(\$a0) </pre>	<p>F.</p> <pre> try: LL \$t0, 0(\$a0) BNEZ \$t0, try ADDIU \$t1, \$t0, 1 SC \$t1, 0(\$a0) BEQZ \$t1, try </pre>

(a) [10 pts] Of the above versions of `mutex_lock`, which ones are functionally *correct*? Select all apply.

(b) [6 pts] Of the correct implementations, which **one** would be your *first* choice and why?

NetID: _____

[This page intentionally left empty]