



Latch \overline{D} Q

FF \overline{D} Q




2 OR
NOT AND 2 OR


$$t_{pd}$$

$$t_{cd}$$

65 μ S

Figure 4: Circuito 03



$$\begin{array}{ccccccc} & & 32 & 16 & 8 & 4 & 2 & 1 \\ & & & & & & & & \\ \rightarrow & 1 & 0 & 1 & 1 & 0 & 1 & 2 \end{array}$$

$$\begin{array}{r} \swarrow \quad \searrow \\ - \quad + \\ \checkmark \quad \times \end{array}$$

a) $SS \Rightarrow -45_{10}$

b) $S/M \Rightarrow -13_{10}$

c) $1's \Rightarrow -18_{10}$

d) $2's \Rightarrow -19_{10}$

$\underline{010010}_2 = 18_{10}$

$+25_{10} \Rightarrow \underline{11001}_2$ SS

$\rightarrow 011001_2$ 2's

$+25_{10}$ \rightarrow

5bits $[0, 2^n - 1] \Rightarrow [0; 31]$

5bits $[-2^{n-1}; 2^{n-1} - 1] \Rightarrow [-16; 15]$

6bits $[-32; +31]$

-25_{10} 6 bits $[-32; +31]$

$$011001_2 \Rightarrow \text{magnitude}$$

$$\downarrow$$
$$100110_2$$
$$+$$
$$1$$

$$\hline 100111_2 \Rightarrow -25_{10}$$

2's

$$100111_2 \Rightarrow -25_{10}$$

2's

$$110100_2 \Rightarrow -12_{10}$$
$$\underline{001100_2} \text{ magnitude} = \underline{12_{10}}$$

$$\begin{array}{r}
 10 \quad 2's \\
 + (-5) \quad 2's \\
 \hline
 \underline{\underline{5_{10}}}
 \end{array}$$

4 bits
5 bits



$$[-2^{n-1}; 2^{n-1}-1] [-8; +7]$$


$$\begin{array}{r}
 01010_2 + 10 \\
 + 11011_2 + (-5) \\
 \hline
 \times \underline{00101_2} + \underline{\underline{5_{10}}}
 \end{array}$$

$$\begin{array}{r}
 00101_2 \\
 11011_2 = -5_{10} \quad 2's
 \end{array}$$

$$t_{pd} = 1s$$

$$\underline{t_{cd} = 0.5s}$$





if ($S_1 S_0 == 00$):

$$F_3 = A$$

$$F_2 = 0$$

$$F_1 = 0$$

$$F_0 = 0$$

elif ($S_1 S_0 == 01$):

$$F_3 = 0$$

$$F_2 = A$$

$$F_1 = 0$$

$$F_0 = 0$$

elif ($S_1 S_0 == 10$):


$$F_3 = 0$$

$$F_2 = 0$$

$$F_1 = A$$

$$F_0 = 0$$

DECODER



One Hot

if ($AB == \underline{00}$):

$$F_3 = 1$$

$$F_2 = F_1 = F_0 = 0$$

elif ($AB == \underline{01}$):

$$F_2 = 1$$

$$F_3 = F_1 = F_0 = 0$$

elif ($AB == \underline{10}$):

$$F_1 = 1$$

$$F_3 = F_2 = F_0 = 0$$

elif ($AB == \underline{11}$):

$$F_0 = 1$$

$$F_3 = F_2 = F_1 = 0$$

AB	Y	
00	0	$\bar{A}\bar{B}$
01	1	$\bar{A}B$
10	0	$A\bar{B}$
11	1	AB

$$y = \bar{A}B + AB \quad \text{SOP}$$



$$1(\overline{BCD})$$

$$Y = \cancel{A\overline{B}C\overline{D}} + \overline{A\overline{B}C\overline{D}} + (\overline{A+B+C+D})$$

A	B	C	D	Y
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
→ 1	0	1	1	1
1	1	1	1	0

$$1(\overline{111})$$

$$1(\overline{1}) = 1 \cdot 0 = 0$$



4:3

S[1] S[0]




D[3] D[2] D[1] D[0]

```
0
1 module mux4to1(input wire [1:0] S, input wire [3:0] D, output wire Y);
2
3   assign Y = S[1] ? S[0] ? D[3] : D[2] : (S[0] ? D[1] : D[0]);
4   /*
5     if (S[1] == 1):
6       if (S[0] == 1):
7         Y = D[3]
8       elif (S[0] == 0):
9         Y = D[2]
10      elif (S[1] == 0):
11        if (S[0] == 1):
12          Y = D[1]
13        elif (S[0] == 0):
14          Y = D[0]
15      */
16
17 endmodule
```



A \rightarrow 1.3V
Y \rightarrow 4.8V

$V_{OH} = 4V$ $V_{IL} = 2.6V$
 $V_{OL} = 0.8V$ $V_{IH} = 3.0V$



IN OUT

2.5V	4.1V
2.6V	4.0V
2.8V	2.3V
3.0V	0.8V
3.5V	0.5V
4.0V	0.2V
4.5V	0V
4.8V	0V
4.3V	0V

• ¿Qué sucede cuando:

■ $A = 0$

0
1

■ $C = 1$

0

■ $B = 1 \rightarrow 0$

$Y = 1$


$Y = 1$

$\Delta BC = 011$


$ABC = 001$

$ABC = 111$

$ABC = 110$




Ejemplo Glitch



0
0
1

y
1



y 1→0→1