


# **Spatial: A Language and Compiler for Application Accelerators**

<b>David Koeplinger</b>	Matthew Feldman	Raghu Prabhakar
Yaqi Zhang	Stefan Hadjis	Ruben Fiszal
Tian Zhao	Luigi Nardi	Ardavan Pedram
Christos Kozyrakis	Kunle Olukotun	

**PLDI**  
**June 21, 2018**

# Instructions Add Overheads

Instruction: 70 pJ




vectorA · vectorB

```
mov r8, rcx
add r8, 8
mov r9, rdx
add r9, 8
mov rcx, rax
mov rax, 0

.calc:
mov rbx, [r9]
imul rbx, [r8]
add rax, rbx
add r8, 8
add r9, 8
loop .calc
```


## Instruction-Based



### Legend



# A Dark Tale: The CPU Power Wall




Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten  
New plot and data collected for 2010-2017 by K. Rupp

<https://www.karlrupp.net/2018/02/42-years-of-microprocessor-trend-data/>

# A More Efficient Way

## Configuration-Based




\*Also not to scale

vectorA · vectorB

```
mov r8, rcx
add r8, 8
mov r9, rdx
add r8, 8
mov rcx, rax
mov rax, 0

.calc:
mov rbx, [r9]
imul rbx, [r8]
add rax, rbx
add r8, 8
add r9, 8
loop .calc
```

## Instruction-Based




\*Not to scale

### Legend




# The Future Is (Probably) Reconfigurable




# Key Question

---


How can we more productively target  
**reconfigurable architectures** like FPGAs?



# Language Taxonomy



# Abstracting Hardware Design






# HDLs

---


## Hardware Description Languages (HDLs)

e.g. Verilog, VHDL, Chisel, Bluespec



# C + Pragmas

---



## Existing High Level Synthesis (C + Pragmas)


e.g. Vivado HLS, SDAccel, Altera OpenCL

### Performance

- ✗ No memory hierarchy
- ✗ No arbitrary pipelining

### Productivity

- ✓ Nested loops
- ✗ Ad-hoc mix of software/hardware
- ✗ Difficult to optimize








### Portability


- ✓ Portable for single vendor

# Criteria for Improved HLS


---

Requirement	C+Pragmas
<b>Represent memory hierarchy explicitly</b> Aids on-chip memory optimization, specialization	
<b>Express control as nested loops</b> Enables analysis of access patterns	
<b>Support arbitrarily nested pipelining</b> Exploits nested parallelism	
<b>Specialize memory transfers</b> Enables customized memory controllers based on access patterns	
<b>Capture design parameters</b> Enables automatic design tuning in compiler	


# Design Space Parameters Example







Small and simple, but slow!




# Important Parameters: Buffer Sizes







- Increases length of DRAM accesses  Runtime
- Increases exploited locality  Runtime
- Increases local memory sizes  Area




# Important Parameters: Pipelining






- Overlaps memory and compute  Runtime
- Increases local memory sizes  Area
- Adds synchronization logic  Area




# Important Parameters: Parallelization




- Improves element throughput  Runtime
- Duplicates compute resources  Area



# Important Parameters: Memory Banking








- Improves memory bandwidth  Runtime
- May duplicate memory resources  Area






# Criteria for Improved HLS


---

Requirement	C+Pragmas
<b>Represent memory hierarchy explicitly</b> Aids on-chip memory optimization, specialization	
<b>Express control as nested loops</b> Enables analysis of access patterns	
<b>Support arbitrarily nested pipelining</b> Exploits nested parallelism	
<b>Specialize memory transfers</b> Enables customized memory controllers based on access patterns	
<b>Capture design parameters</b> Enables automatic design tuning in compiler	


# Rethinking HLS



# Abstracting Hardware Design



# Spatial: Memory Hierarchy



```
val image = DRAM[UInt8](H,W)
```

```
buffer load image(i, j::j+C) // dense  
buffer gather image(a) // sparse
```

```
val buffer = SRAM[UInt8](C)  
val fifo = FIFO[Float](D)  
val lbuf = LineBuffer[Int](R,C)
```

```
val accum = Reg[Double]  
val pixels = RegFile[UInt8](R,C)
```

# Spatial: Control And Design Parameters

**Implicit/Explicit** parallelization factors  
(optional, but can be explicitly declared)

```
val P = 16 (1 → 32)
Reduce(0)(N by 1 par P){i =>
  data(i)
}{(a,b) => a + b}
```

**Implicit/Explicit** control schemes  
(also optional, but can be used to override compiler)

```
Stream.Foreach(0 until N){i =>
  ...
}
```

**Explicit** size parameters for loop step  
size and buffer sizes  
(informs compiler it can tune this value)

```
val B = 64 (64 → 1024)
val buffer = SRAM[Float](B)
Foreach(N by B){i =>
  ...
}
```


**Implicit** memory banking and buffering  
schemes for parallelized access

```
Foreach(64 par 16){i =>
  buffer(i) // Parallel read
}
```

# Dot Product in Spatial

```
val output  = ArgOut[Float]  
val vectorA = DRAM[Float](N)  
val vectorB = DRAM[Float](N)
```

Off-chip memory declarations




# Dot Product in Spatial

```
val output  = ArgOut[Float]  
val vectorA = DRAM[Float](N)  
val vectorB = DRAM[Float](N)
```

```
Accel {
```

```
}
```

Explicit work division in IR




# Dot Product in Spatial

```
val output  = ArgOut[Float]
val vectorA = DRAM[Float](N)
val vectorB = DRAM[Float](N)
```

```
Accel {
  Reduce(output)(N by B){ i =>
```

```
}
```

Tiled reduction (outer)






# Dot Product in Spatial

```
val output  = ArgOut[Float]  
val vectorA = DRAM[Float](N)  
val vectorB = DRAM[Float](N)
```

```
Accel {  
  Reduce(output)(N by B){ i =>  
    val tileA = SRAM[Float](B)  
    val tileB = SRAM[Float](B)  
    val acc    = Reg[Float]
```

```
}
```

On-chip memory declarations



# Dot Product in Spatial


```
val output  = ArgOut[Float]
val vectorA = DRAM[Float](N)
val vectorB = DRAM[Float](N)
```

```
Accel {
  Reduce(output)(N by B){ i =>
    val tileA = SRAM[Float](B)
    val tileB = SRAM[Float](B)
    val acc   = Reg[Float]

    tileA load vectorA(i :: i+B)
    tileB load vectorB(i :: i+B)
```

```
}
```

DRAM → SRAM transfers  
(also have store, scatter, and gather)



# Dot Product in Spatial


```
val output = ArgOut[Float]
val vectorA = DRAM[Float](N)
val vectorB = DRAM[Float](N)
```

```
Accel {
  Reduce(output)(N by B){ i =>
    val tileA = SRAM[Float](B)
    val tileB = SRAM[Float](B)
    val acc = Reg[Float]

    tileA load vectorA(i :: i+B)
    tileB load vectorB(i :: i+B)

    Reduce(acc)(B by 1){ j =>
      tileA(j) * tileB(j)
    }{a, b => a + b}
  }
}
```

Tiled reduction (pipelined)




# Dot Product in Spatial

```
val output = ArgOut[Float]
val vectorA = DRAM[Float](N)
val vectorB = DRAM[Float](N)
```

```
Accel {
  Reduce(output)(N by B){ i =>
    val tileA = SRAM[Float](B)
    val tileB = SRAM[Float](B)
    val acc = Reg[Float]

    tileA load vectorA(i :: i+B)
    tileB load vectorB(i :: i+B)

    Reduce(acc)(B by 1){ j =>
      tileA(j) * tileB(j)
    }{a, b => a + b}
  }{a, b => a + b}
}
```




# Dot Product in Spatial

```
val output = ArgOut[Float]
val vectorA = DRAM[Float](N)
val vectorB = DRAM[Float](N)
```

```
Accel {
  Reduce(output)(N by B){ i =>
    val tileA = SRAM[Float](B)
    val tileB = SRAM[Float](B)
    val acc = Reg[Float]

    tileA load vectorA(i :: i+B)
    tileB load vectorB(i :: i+B)

    Reduce(acc)(B by 1){ j =>
      tileA(j) * tileB(j)
    }{a, b => a + b}
  }{a, b => a + b}
}
```



# Dot Product in Spatial

---

```
val output  = ArgOut[Float]
val vectorA = DRAM[Float](N)
val vectorB = DRAM[Float](N)


Accel {
  Reduce(output)(N by B){ i =>
    val tileA = SRAM[Float](B)
    val tileB = SRAM[Float](B)
    val acc   = Reg[Float]

    tileA load vectorA(i :: i+B)
    tileB load vectorB(i :: i+B)

    Reduce(acc)(B by 1){ j =>
      tileA(j) * tileB(j)
    }{a, b => a + b}
  }{a, b => a + b}
}
```

*Parameters*

# The Spatial Compiler



# Control Scheduling

---

Spatial IR

Control Inference

**Control Scheduling**

Access Pattern Analysis

Mem. Banking/Buffering

Area/Runtime Analysis

[Optional] Design Tuning

Pipeline Unrolling

Pipeline Retiming

Host Resource Allocation

Control Signal Inference

Chisel Code Generation

- Creates loop pipeline schedules
  - Detects data dependencies across loop intervals
  - Calculate initiation interval of pipelines
  - Set maximum depth of buffers
- Supports **arbitrarily nested** pipelines  
(Commercial HLS tools don't support this)



# Local Memory Analysis

Spatial IR

Control Inference

Control Scheduling

Access Pattern Analysis

Mem. Banking/Buffering

Area/Runtime Analysis

[Optional] Design Tuning

Pipeline Unrolling


Pipeline Retiming

Host Resource Allocation


Control Signal Inference

Chisel Code Generation

- Insight: determine banking strategy **in a single loop** nest using **the polyhedral model** [Wang, Li, Cong *FPGA '14*]
- Spatial's contribution: find the (near) optimal banking/buffering strategy **across all loop nests**
- Algorithm in a nutshell:
  1. Bank each reader as a separate coherent copy (accounting for reaching writes)
  2. Greedily merge copies if merging is legal and cheaper



# Design Tuning



Original tuning methods:

- Pre-prune space using simple heuristics
- Randomly sample ~100,000 design points
- **Model** area/runtime of each point

Proposed tuning method

- Reinforcement learning: HyperMapper  
(More details in paper)
- **Fast:** No slow transformers in loop

# The Spatial Compiler: The Rest

---

Spatial IR

Control Inference

Control Scheduling

Access Pattern Analysis

Mem. Banking/Buffering

Area/Runtime Analysis

[Optional] Design Tuning

Pipeline Unrolling

Pipeline Retiming

Host Resource Allocation

Control Signal Inference

**Chisel Code Generation**

Code generation

- Synthesizable Chisel
- C++ code for host CPU

# Evaluation: Performance

---

## ■ FPGA:

- Amazon EC2 F1 Instance: Xilinx VU9P FPGA
- Fixed clock rate of 150 MHz


## ■ Applications

- SDAccel: Hand optimized, tuned implementations
- Spatial: Hand written, automatically tuned implementations

■ Execution time = ***FPGA execution time***


# Performance (Spatial vs. SDAccel)

Average **2.9x** faster hardware than SDAccel



# Productivity: Lines of Code

Average **42% shorter** programs versus SDAccel



# Evaluation: Portability

---

## ■ FPGA 1

- Amazon EC2 F1 Instance: Xilinx VU9P FPGA
- 19.2 GB/s DRAM bandwidth (single channel)

## ■ FPGA 2


- Xilinx Zynq ZC706
- 4.3 GB/s

## ■ Applications

- Spatial: Hand written, automatically tuned implementations
- Fixed clock rate of 150 MHz

# Portability: VU9P vs. Zynq ZC706

Identical Spatial source, multiple targets



DRAM Bandwidth:	4.5x
LUTs (GP compute):	47.3x
DSPs (integer FMA):	7.6x
On-chip memory*:	4.0x


VU9P / ZC706

\* No URAM used on VU9P



# Portability: VU9P vs. Zynq ZC706

Identical Spatial source, multiple targets




DRAM Bandwidth: **4.5x**  
LUTs (GP compute): **47.3x**  
DSPs (integer FMA): **7.6x**  
On-chip memory\*: **4.0x**

VU9P / ZC706

\* No URAM used on VU9P

# Portability: VU9P vs. Zynq ZC706

Identical Spatial source, multiple targets



DRAM Bandwidth: 4.5x  
LUTs (GP compute): 47.3x  
DSPs (integer FMA): 7.6x  
On-chip memory\*: 4.0x

VU9P / ZC706

\* No URAM used on VU9P

# Portability: Plasticine CGRA



Identical Spatial source, multiple targets  
Even reconfigurable hardware that isn't an FPGA!

Benchmark	DRAM Bandwidth (%)		Resource Utilization (%)			Speedup vs. VU9P
	Load	Store	PCU	PMU	AG	
BlackScholes	77.4	12.9	<b>73.4</b>	10.9	20.6	1.6
GDA	24.0	0.2	<b>95.3</b>	73.4	38.2	9.8
GEMM	20.5	2.1	<b>96.8</b>	64.1	11.7	55.0
K-Means	8.0	0.4	<b>89.1</b>	57.8	17.6	6.3
TPC-H Q6	<b>97.2</b>	0.0	29.7	37.5	<b>70.6</b>	1.6

Prabhakar et al. *Plasticine: A Reconfigurable Architecture For Parallel Patterns* (ISCA '17)

# Conclusion

- **Reconfigurable architectures** are becoming key for performance / energy efficiency
- Current programming solutions for reconfigurables are still inadequate
- Need to rethink outside of the C box for high level synthesis:
  - **Memory hierarchy for optimization**
  - **Design parameters for tuning**
  - **Arbitrarily nestable pipelines**
- **Spatial** prototypes these language and compiler criteria:
  - Average **speedup of 2.9x versus SDAccel** on VU9P
  - Average **42% less code than SDAccel**
  - Achieves transparent portability through internal support for automated design tuning (HyperMapper)



**Spatial** is open source: [spatial.stanford.edu](https://spatial.stanford.edu)

# The Team

---




**David**  
Koeplinger



**Matt**  
Feldman



**Raghu**  
Prabhakar



**Yaqi**  
Zhang



**Stefan**  
Hadjis



**Ruben**  
Fiszal



**Tian**  
Zhao



**Ardavan**  
Pedram



**Luigi**  
Nardi



**Christos**  
Kozyrakis



**Kunle**  
Olukotun


---

# **Backup Slides**

# Custom ASICs

**Good** for widely used, **fixed** specifications (like compression)

**Expensive** with **long design turnaround** for developing fields like ML



# C + Pragmas Example

---

**Add 512 integers originating from accelerator DRAM**

```
void sum(int* mem) {  
  
    mem[512] = 0;  
  
    for(int i=0; i < 512; i++) {  
        mem[512] += mem[i];  
    }  
  
}
```



Commercial  
HLS Tool

**Runtime: 27,236 clock cycles  
(100x too long!)**



# C + Pragmas Example

## Add 512 integers originating from external DRAM

```
#define CHUNKSIZE (sizeof(MPort)/sizeof(int))
#define LOOPCOUNT (512/CHUNKSIZE)

void sum(MPort* mem) {
    MPort buff[LOOPCOUNT];
    memcpy(buff, mem, LOOPCOUNT);

    int sum = 0;
    for(int i=1; i<LOOPCOUNT; i++) {
        #pragma PIPELINE
        for(int j=0; j<CHUNKSIZE; j++) {
            #pragma UNROLL
            sum += (int)(buff[i]>>j*sizeof(int)*8);
        }
    }
    mem[512] = sum;
}
```

Width of DRAM controller interface

Burst Access

Use local variable

Loop Restructuring

Special compiler directives

Bit shifting to extract individual elements

**Runtime: 302 clock cycles**

# Hardware Design Considerations

---





1. Finite physical compute and memory resources
2. Requires aggressive pipelining for performance
  - Maximize useful execution time of compute resources
3. Disjoint memory space
  - No hardware managed memory hierarchy
4. Huge design parameter spaces
  - Parameters are interdependent, change runtime by orders of magnitude
5. Others... pipeline timing, clocking, etc.

# Local Memory Analysis Example

```
Foreach(N by 1){ r =>
  val a = SRAM[Float](D)
  val b = SRAM[Float](D)
  val c = SRAM[Float](D)
  Foreach(D par 2){i =>
    a(i) = ...
  }
  Reduce(sum)(D par 2){j =>
    a(b(j))
  }{(a,b) => a + b}
  Foreach(D par 2){k =>
    c(k) = a(k) * sum
  }
}
```

**Step 1:** For each read:

Find the **banking** and **buffering** for that read and all writes that may be visible to that read




# Local Memory Analysis Example (Cont.)

```
Foreach(N by 1){ r =>
  val a = SRAM[Float](D)
  val b = SRAM[Float](D)
  val c = SRAM[Float](D)
  Foreach(D par 2){i =>
    a(i) = ...
  }
  Reduce(sum)(D par 2){j =>
    a(b(j))
  }{(a,b) => a + b}
  Foreach(D par 2){k =>
    c(k) = a(k) * sum
  }
}
```

**Step I:** For each read:

Find the **banking** and **buffering** for that read and all writes that may be visible to that read




# Local Memory Analysis Example (Cont.)

```
Foreach(N by 1){ r =>
  val a = SRAM[Float](D)
  val b = SRAM[Float](D)
  val c = SRAM[Float](D)
  Foreach(D par 2){i =>
    a(i) = ...
  }
  Reduce(sum)(D par 2){j =>
    a(b(j))
  }{(a,b) => a + b}
  Foreach(D par 2){k =>
    c(k) = a(k) * sum
  }
}
```


**Step I:** For each read:

Find the **banking** and **buffering** for that read and all writes that may be visible to that read




# Local Memory Analysis Example (Cont.)

```
Foreach(N by 1){ r =>  
  val a = SRAM[Float](D)  
  val b = SRAM[Float](D)  
  val c = SRAM[Float](D)  
  Foreach(D par 2){i =>  
    a(i) = ...  
  }  
  Reduce(sum)(D par 2){j =>  
    a(b(j))  
  }{(a,b) => a + b}  
  Foreach(D par 2){k =>  
    c(k) = a(k) * sum  
  }  
}
```



# Local Memory Analysis Example (Cont.)

```
Foreach(N by 1){ r =>
  val a = SRAM[Float](D)
  val b = SRAM[Float](D)
  val c = SRAM[Float](D)
  Foreach(D par 2){i =>
    a(i) = ...
  }
  Reduce(sum)(D par 2){j =>
    a(b(j))
  }{(a,b) => a + b}
  Foreach(D par 2){k =>
    c(k) = a(k) * sum
  }
}
```



# Local Memory Analysis Example (Cont.)


```
Foreach(N by 1){ r =>  
  val a = SRAM[Float](D)  
  val b = SRAM[Float](D)
```

**Step 2:** Greedily combine (merge) instances

- Don't combine if there are port conflicts
- Don't combine if the cost of merging is greater than sum of unmerged

**\*\*Recompute banking for merged instances!**

```
    c(k) = a(k) * sum  
  }  
}
```





# Local Memory Analysis


```
Foreach(N by 1){ r =>  
  val a = SRAM[Float](D)  
  val b = SRAM[Float](D)
```

**Step 2:** Greedily combine (merge) instances

- Don't combine if there are bank conflicts
- Don't combine if the cost of merging is greater than sum of unmerged

**\*\*Recompute banking for merged instances!**


```
    c(k) = a(k) * sum  
  }  
}
```



# Kernel-Based Approach

---

Manually implement each DSL operation;  
use a simple compiler to stitch them together



# Stochastic Gradient Descent in Spatial

```
1 type TM = FixPt[TRUE,_9,_23]
2 type TX = FixPt[TRUE,_9,_7]
3
4 val data      = DRAM[TX](N, D)
5 val y         = DRAM[TM](N)
6 val weights   = DRAM[TM](D)
7
8 Accel {
9   val yAddr    = Reg[Int](-1)
10  val yCache   = SRAM[TM](CSIZE)
11  val wK       = SRAM[TM](D)
12
13  wK load weights(0::D)
14
15  Sequential.Foreach(E by 1){e =>
16    epoch(random[Int](N), ...)
17    breakpoint()
18  }
19
20  weights(0 :: D) store wK
21 }
```

 **Arbitrary precision** custom types

 **Off-chip** memory allocations

 Accelerator scope

 **On-chip** memory allocations

 **Explicit** memory transfer


 Declaration of a sequential loop

 Debugging breakpoint

 **Explicit** memory transfer

# SGD in Spatial

```
22 def epoch(i: Int, ...): Unit = {
23   val yPt = Reg[TM]
24   if (i >= yAddr & i < yAddr+CSIZE & yAddr != -1) {
25     yPt := yCache(i - yAddr)
26   }
27   else {
28     yAddr := i - (i % CSIZE)
29     yCache load y(yAddr::yAddr + CSIZE)
30     yPt := yCache(i % CSIZE)
31   }
32
33   val x = SRAM[TX](D)
34   x load data(i, 0::D)
35
36   // Compute gradient against wK_t
37   val yHat = Reg[TM]
38   Reduce(yHat)(D by 1){j => wK(j) * x(j).to[TM] }{_+_}
39   val yErr = yHat - yPt
40
41   // Update wK_t with reduced variance update
42   Foreach(D by 1){i =>
43     wK(i) = wK(i) - (A.to[TM] * yErr * x(i).to[TM])
44   }
45 }
```



Custom caching for  
random access on y



Explicit memory transfer



Gradient computation



Weight update

# SGD in Spatial: Hardware

