

ECE 465 Final Project


Spring 2019

Name: Karim Eltahawy


UIN: 651537986

Structures


- 32-bit Ripple Carry Adder (RCA)




- 4-bit Carry Look Ahead Adder (CLA)



- 32-bit Carry Look Ahead Adder (CLA)




- 32-bit Multiplier




Simulation Results


- 32-bit Ripply Carry Adder (RCA)




- 4-bit Carry Look Ahead Adder (CLA) (Needed for 32-bit CLA)



- 32-bit Carry Look Ahead Adder (CLA)



- 32-bit Shift-and-Add Multiplier



Resource consumption and Delay analysis

- 1-bit Full adder
Max delay = 6.110 ns
- 32-bit Ripple Carry Adder (RCA)
Max delay = 32.191 ns
- 4-bit Carry Look Ahead Adder (CLA)
Max delay = 7.455 ns
- 32-bit Carry Look Ahead Adder (CLA)
Max delay = 24.313 ns
- 32-bit Shift-and-Add Multiplier
Max delay = 23.191 ns

Total Consumption using XPower tool:

A	B	C	D	E	F	G	H	I	J	K	L	M	N
Device		<div><div></div><div></div><div></div><div></div><div></div><div></div></div>	On-Chip	Power (W)	Used	Available	Utilization (%)		Supply	Summary	Total	Dynamic	Quiescent
Family	Spartan6		Logic	0.000	32	2400	1	Source	Voltage	Current (A)	Current (A)	Current (A)	
Part	xc6slx4		Signals	0.000	113	---	---	Vccint	1.200	0.004	0.000	0.004	
Package	csg225		IOs	0.000	98	132	74	Vccaux	2.500	0.003	0.000	0.003	
Temp Grade	C-Grade		Leakage	0.014				Vcco25	2.500	0.001	0.000	0.001	
Process	Typical		Total	0.014									
Speed Grade	-2												
			Thermal Properties	Effective TJA		Max Ambient Junction Temp							
Environment		(C/W)		(C)	(C)								
Ambient Temp (C)	25.0	32.2		84.6	25.4								
Use custom TJA?	No												
Custom TJA (C/W)	NA												
Airflow (LFM)	0												
Heat Sink	None												
Custom TSA (C/W)	NA												
									Supply Power (W)		0.014	0.000	0.014

Performance analysis of your shift-and-Add Multiplier design

The work done in order for the multiplier to function is in the Control Unit which we focus on in


Verilog:

```
module ShiftAddMultiplier32(Multiplier,Multiplicand, Product);


    input [31:0] Multiplier;
    input [15:0] Multiplicand;
    output[31:0] Product;
    reg [31:0] Product;
    reg cr;
    integer i; //used for for loop

    always @(*)
    begin
//initialize
        Product[31:16] = 32'd0;
        Product[15:0] = Multiplier;
        cr = 1'd0;
//add,shift algorithm
        for(i=0; i<16; i=i+1)
            begin
                if(Product[i])
                begin
                    // add using the 32 bit ripple carry adder
                    RippleCarryAdder32 RCA32 (Product[63:32], Multiplicand, 1'b0, Product[63:32], cr);
                    //shift
                    Product[31:0] = {cr,Product[31:1]};
                    cr = 0;
                end
                else
                begin
                    Product[31:0] = {cr,Product[31:1]};
                    cr = 0;
                end
            end
        end //end of for loop..
    end //end of always block
endmodule
```

Our main design is through this structure:



In Verilog, our main focus is on the Control Unit where we follow this flow and taking the inputs and output into account to be used in the Control Unit:



Using the for loop allows to analyze each bit of the Multiplier, checking if it's 1 or 0. If a 0 is detected then it will use the 32-bit RCA to add the current product with the multiplicand. Then it shifts the multiplicand left and the multiplier right (to get to the next bit for analyzing).

The adder used here is a 32-bit RCA because normally a 32-bit Full Adder is used. But the Ripple Adder function relies on the 1-bit Full Adder module by using 32 FA's and add them together making it a 32-bit Adder.