


SOC Design

PYNQ/Lab2
Software & Hardware Co-design




Software Interacts with FPGA






Zynq Block Diagram






PYNQ = Embedded Jupyter Notebook + Pythonic integration of FPGA & Hard IPs



Software Interacts with FPGA




Overlay – package of

- Design Bitstream
- Design metadata file (hwh)
- C Driver




Zynq PS-PL Interface






PYNQ provides Linux Drivers for PS-PL interface Wrapped in Python Libraries


Zynq








Pynq interface classes – run on PS



- > MMIO (pynq.mmio)
 - >> Memory Mapped Input Output
 - Register based memory mapped transactions
- > Xlnk (pynq.xlnk)
 - Memory allocation (used in DMA or for AXI Master peripheral)
- > DMA (pynq.lib.dma)
 - >> Direct Memory Access
 - Offload memory transfers from main CPU
- > GPIO (pynq.gpio)
 - >> Read/Write GPIO wires



Branch: image_v2.3 ▼	PYNQ / pynq / lib /
pynqpynq	Update DF
arduino	remove py
logictools	update log
pmod	remove co
pynqmicroblaze	Make ipytl
≡ rpi	add bsp fc
tests tests	V2.0 pytes
■ video	Add missir
initpy	rename us
audio.py	uio autom
axigpio.py	Fixing a pa
button.py	Initial Rest
dma.py	remove py




MMIO Class – memory mapped IO

MMIO is used to access and control peripherals

- Import MMIO
- > Define memory mapped region
 - ➤ BASE_ADDRESS: starting location
 - ARRAY_SIZE: length of accessible memory (optional, default 4 bytes)
- Read and Write 32-bit values
 - ADDRESS_OFFSET: offset from BASE_ADDRESS, should be multiple of 4
 - Need to ensure the memory can be read/written

System memory-map explained

What if the configuration register is a byte?




```
IP_BASE_ADDRESS = 0x40000000
ADDRESS_RANGE = 0x1000
ADDRESS_OFFSET = 0x10

from pynq import MMIO
mmio = MMIO(IP_BASE_ADDRESS, ADDRESS_RANGE)


data = 0xdeadbeef
mmio.write(ADDRESS_OFFSET, data)
result = mmio.read(ADDRESS_OFFSET)
```

Memory-Mapped IO Explained

- X86 Address Space: Memory, IO, SMM
- Use Memory Semantics for IO access
- Accesses to these memory ranges are decoded, transaction sent to the device
- Memory holes?



X86 System Memory/IO





Allocate: Class for Memory Allocation

Before IP in the PL accesses PS Memory, memory must first be allocated

- > Import allocate
- Allocate physically contiguous memory Buffer object
- ➤ Buffer is a sub-class of numpy.ndarray
- Once buffer is allocated a DMA can be used to transfer data between PS/PL

```
from pynq import allocate
ol = Overlay("/home/xilinx/IPBitFile/FIRN11Stream.bit")
ipFIRN11 = ol.fir n11 strm 0
ipDMAIn = ol.axi dma in 0
ipDMAOut = ol.axi dma out 0
inBuffer0 = allocate(shape=(N,) dtype=np.int32)
outBuffer0 = allocate(shape=(N,), dtype=np.int32)
for i in range(N):
  line = fiSamples.readline()
  inBufferO[i] = int(line)
ipFIRN11.write(0x80, len(inBuffer0) * 4)
ipFIRN11.write(0x00, 0x01)
ipDMAIn.sendchannel.transfer(inBuffer0)
ipDMAOut.recvchannel.transfer(outBuffer0)
```



DMA Class

> Direct memory access

- Transfer data between memories directly
 - PS PL
- Bypasses CPU
 - Doesn't waste CPU cycles on data transfer
- >> Speed up memory transfers with burst transactions

> Xilinx AXI Direct Memory Access IP block supported in PYNQ

- Read and Write Paths from PL to DDR and DDR to PL
- Memory Mapped to Stream
- Stream to Memory Mapped


Needs to stream to/from an allocated memory buffer

>> PYNQ DMA class inherits from xlnk for memory allocation



AXI Direct Memory Access IP

- > AXI Lite control interface (AXI GP port)
- > Memory mapped interface (AXI interface, HP/ACP ports)
- > AXI Stream interface (AXI stream accelerator)
- > Transfer between streams and memory mapped locations
 - Paths from PL to DRAM and DRAM to PL
 - Memory Mapped to Stream (MM2S)/Stream to Memory Mapped (S2MM)





Python overlay API

- > PYNQ Overlay class supports basic overlay functionality
 - >> Requires Tcl/HWH
 - Allows download, and overlay discovery (ip_dict)
 - Assigns default drivers to IP
 - Read() and write() access to IP address space

```
from pynq import Overlay
overlay = Overlay("pynqtutorial.bit")
help(overlay)
class Overlay(pynq.pl.Bitstream)
    Default documentation for overlay pyngtutorial.bit.
    attributes are available on this overlay:
    TP_Blocks
    axi dma from pl to ps : pynq.lib.dma.DMA
    axi dma from ps to pl : pynq.lib.dma.DMA
    btns gpio
                      : pynq.lib.axigpio.AxiGPIO
    mb_bram ctrl 1
                      : pynq.overlay.DefaultIP
    mb bram ctrl 2
                      : pynq.overlay.DefaultIP
                      : pynq.lib.axigpio.AxiGPIO
    rgbleds gpio
    swsleds gpio
                      : pynq.lib.axigpio.AxiGPIO
    system interrupts
                      : pynq.overlay.DefaultIP
overlay.rgbleds gpio.write(0, 3)
overlay.swsleds gpio.read()
```



Lab#1, 2 – PYNQ

- 1. axi-lite Multiplication
- 2. axi-m FIR11
- 3. axi-s FIR11




Lab#1 - Multiplication

```
void multip 2num(int32 t n32In1, int32 t n32In2, int32 t* pn32ResOut)
#pragma HLS INTERFACE s axilite port=pn32ResOut
#pragma HLS INTERFACE s axilite port=n32In2
#pragma HLS INTERFACE s axilite port=n32In1
#pragma HLS TOP name=multip 2num
    *pn32ResOut = n32In1 * n32In2;
    return;
```



BD for Multiplication AXI-Lite





HWH/HLS Register Map for Multiplication

```
void multip_2num(int32_t n32In1, int32_t n32In2, int32_t* pn32ResOut)
{
#pragma HLS INTERFACE s_axilite port=pn32ResOut
#pragma HLS INTERFACE s_axilite port=n32In2
#pragma HLS INTERFACE s_axilite port=n32In1
#pragma HLS TOP name=multip_2num

*pn32ResOut = n32In1 * n32In2;

return;
}
```

```
Synthesis(solution1)(multip_2num_csynth.rpt)

∫ Image: Im
     2 // Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
     3 // Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
     5 // AXILiteS
     6 // 0x00 : reserved
     7 // 0x04 : reserved
     8 // 0x08 : reserved
     9 // 0x0c : reserved
   10 // 0x10 : Data signal of n32In1
                                    bit 31~0 - n32In1[31:0] (Read/Write)
   12 // 0x14 : reserved
   13 // 0x18 : Data signal of n32In2
                                    bit 31~0 - n32In2[31:0] (Read/Write)
   15 // 0x1c : reserved
   16 // 0x20 : Data signal of pn32ResOut
                                   bit 31~0 - pn32ResOut[31:0] (Read)
   18 // 0x24 : Control signal of pn32ResOut
                        bit 0 - pn32ResOut ap vld (Read/COR)
   19 //
                                    others - reserved
   21 // (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)
   23 #define XMULTIP 2NUM AXILITES ADDR N32IN1 DATA
                                                                                                                                                0x10
   24 #define XMULTIP_2NUM_AXILITES_BITS_N32IN1_DATA
                                                                                                                                                32
   25 #define XMULTIP_2NUM_AXILITES_ADDR_N32IN2_DATA
                                                                                                                                                0x18
   26 #define XMULTIP_2NUM_AXILITES_BITS_N32IN2_DATA
   27 #define XMULTIP 2NUM AXILITES ADDR PN32RESOUT DATA 0x20
   28 #define XMULTIP 2NUM AXILITES BITS PN32RESOUT DATA 32
   29 #define XMULTIP 2NUM AXILITES ADDR PN32RESOUT CTRL 0x24
```



Host Code for Multiplication

- Import MMIO (Involving in Overlay)
- Define memory mapped region
 - The base/offset is defined in hwh file
- Read and Write 32-bit values
- In read function, it shall check the ap_vld (0x24)

```
ol = Overlay("/home/xilinx/IPBitFile/Multip2Num.bit")
regIP = ol.multip_2num_0

for i in range(9):
    print("=============")
    for j in range(9):
        regIP.write(0x10, i + 1)
        regIP.write(0x18, j + 1)
        Res = regIP.read(0x20)
        print(str(i + 1) + " * " + str(j + 1) + " = " + str(Res))
```




Lab#2 – FIR11 use AXI-Master

```
// directive.tcl
set_directive_interface -mode s_axilite "fir_n11_maxi"
set_directive_interface -mode m_axi -depth 128 -offset slave "fir_n11_maxi" pn32HPInput
set_directive_interface -mode m_axi -depth 128 -offset slave "fir_n11_maxi" pn32HPOutput
set_directive_interface -mode s_axilite "fir_n11_maxi" an32Coef
set_directive_interface -mode s_axilite "fir_n11_maxi" regXferLeng
```



BD for FIR AXI Master







HWH/HLS Register Map for FIR AXI Master

```
6 // 0x00 : Control signals
             bit 0 - ap start (Read/Write/COH)
 7 //
             bit 1 - ap done (Read/COR)
 8 //
 9 //
            bit 2 - ap idle (Read)
10 //
            bit 3 - ap ready (Read)
11 //
            bit 7 - auto restart (Read/Write)
12 //
             others - reserved
13 // 0x04 : Global Interrupt Enable Register
14 //
             bit 0 - Global Interrupt Enable (Read/Write)
15 //
             others - reserved
```

```
Synthesis(solution1)(fir_n11_maxi_csynth.rpt)

Byfir_n11_maxi_hw.h
16 // 0x08 : IP Interrupt Enable Register (Read/Write)
17 //
             bit 0 - Channel 0 (ap done)
18 //
             bit 1 - Channel 1 (ap ready)
19 //
             others - reserved
20 // 0x0c : IP Interrupt Status Register (Read/TOW)
21 //
             bit 0 - Channel 0 (ap_done)
22 //
             bit 1 - Channel 1 (ap ready)
23 //
             others - reserved
24 // 0x10 : Data signal of pn32HPInput
              bit 31~0 - pn32HPInput[31:0] (Read/Write)
25 //
26 // 0x14 : reserved
27 // 0x18 : Data signal of pn32HPOutput
              bit 31~0 - pn32HPOutput[31:0] (Read/Write)
28 //
29 // 0x1c : reserved
 30 // 0x80 : Data signal of regXferLeng V
              bit 31~0 - regXferLeng V[31:0] (Read/Write)
32 // 0x84 : reserved
33 // 0x40 ~
 34 // 0x7f : Memory 'an32Coef' (12 * 32b)
             Word n : bit [31:0] - an32Coef[n]
36 // (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)
 38 #define XFIR N11 MAXI AXILITES ADDR AP CTRL
                                                           0x00
 39 #define XFIR N11 MAXI AXILITES ADDR GIE
                                                           0x04
40 #define XFIR_N11_MAXI_AXILITES_ADDR_IER
                                                           0x08
41 #define XFIR N11 MAXI AXILITES ADDR ISR
                                                           0x0c
42 #define XFIR N11 MAXI AXILITES ADDR PN32HPINPUT DATA
                                                          0x10
 43 #define XFIR N11 MAXI AXILITES BITS PN32HPINPUT DATA
44 #define XFIR N11 MAXI AXILITES ADDR PN32HPOUTPUT DATA 0x18
45 #define XFIR N11 MAXI AXILITES BITS PN32HPOUTPUT DATA 32
 46 #define XFIR_N11_MAXI_AXILITES_ADDR_REGXFERLENG_V_DATA 0x80
 47 #define XFIR N11 MAXI AXILITES BITS REGXFERLENG V DATA 32
 48 #define XFIR N11 MAXI AXILITES ADDR AN32COEF BASE
                                                           0x40
49 #define XFIR N11 MAXI AXILITES ADDR AN32COEF HIGH
                                                           0x7f
50 #define XFIR N11 MAXI AXILITES WIDTH AN32COEF
                                                           32
```



Host Code for FIR AXI Master

- Open Overlay "FIRN11MAXI.bit"
- Identify kernel "fir_n11_maxi_0"
- Allocate inBuffer0, outBuffer0 array physical address and size
- Fill in coefficient location starts at 0x40 (defined in .hwh)
- Specify transfer length at 0x80
- Specify inBuffer0, outBuffer0 physical address
- Start the kernel.

```
>ol = Overlay("/home/xilinx/IPBitFile/FIRN11MAXI.bit")
_ipFIRN11 = ol.fir_n11_maxi_0
 fiSamples = open("samples triangular wave.txt", "r+")
 numSamples = 0
 line = fiSamples.readline()
 while line:
     numSamples = numSamples + 1
     line = fiSamples.readline()
 inBuffer0 = allocate(shape=(numSamples,), dtype=np.int32)
 outBuffer0 = allocate(shape=(numSamples,), dtype=np.int32)
 fiSamples.seek(0)
 for i in range(numSamples):
     line = fiSamples.readline()
     inBuffer0[i] = int(line)
 fiSamples.close()
 numTaps = 11
 n32Taps = [0, -10, -9, 23, 56, 63, 56, 23, -9, -10, 0]
 \#n32Taps = [1, 0, 0, 0, 0, 0, 0, 0, 0, 1]
 n32DCGain = 0
 timeKernelStart = time()
 for i in range(numTaps):
    n32DCGain = n32DCGain + n32Taps[i]
    ipFIRN11.write(0x40 + i * 4, n32Taps[i])
 if n32DCGain < 0:</pre>
     n32DCGain = 0 - n32DCGain
 ipFIRN11.write(0x80, len(inBuffer0) * 4)
 ipFIRN11.write(0x10, inBuffer0.device address)
 ipFIRN11.write(0x18, outBuffer0.device address)
 ipFIRN11.write(0x00, 0x01)
 while (ipFIRN11.read(0x00) & 0x4) == 0x0:
     continue
 timeKernelEnd = time()
```



Lab#2 - FIR11 - axi-s

```
typedef ap axiu<32,1,1,1> value t;
typedef hls::stream<value t> stream t;
typedef ap uint<32> reg32 t;
typedef signed int int32 t;
typedef unsigned int uint32 t;
void fir n11 strm(
         stream t* pstrmInput,
         stream t* pstrmOutput,
         int32 t an32Coef[MAP ALIGN 4INT],
         reg32 t regXferLeng) {
#pragma HLS INTERFACE s axilite
#pragma HLS INTERFACE s axilite
```

#pragma HLS INTERFACE axis register both

#pragma HLS INTERFACE axis register both


#pragma HLS INTERFACE s axilite

```
for (n32XferCnt = 0; n32XferCnt < n32NumXfer4B; n32XferCnt++) {</pre>
        n32Acc = 0;
        value t valTemp = pstrmInput->read();
        n32Temp = valTemp.data;
SHIFT ACC LOOP:
        for (n32Loop = N - 1; n32Loop >= 0; n32Loop--) {
            if (n32Loop == 0) {
                an32ShiftReg[0] = n32Temp;
                n32Data = n32Temp;
            } else {
                an32ShiftReg[n32Loop] = an32ShiftReg[n32Loop - 1];
                n32Data = an32ShiftReg[n32Loop];
            n32Acc += n32Data * an32Coef[n32Loop];
        valTemp.data = n32Acc;
        pstrmOutput->write(valTemp);
        if (valTemp.last) break;
```

```
port=regXferLeng
port=an32Coef
port=pstrmOutput
port=pstrmInput
port=return
```



BD for FIR Stream





HWH/HLS Register Map for FIR Stream

```
<MODULE ... FULLNAME="/fir nll strm 0" ...>
      <PARAMETERS>
         <PARAMETER NAME="C S AXI AXILITES BASEADDR" VALUE="0x43C00000"/>
         <PARAMETER NAME="C S AXI AXILITES HIGHADDR" VALUE="0x43C0FFFF"/>

Synthesis(solution1)(fir_n11_strm_csynth.rpt)

Afir_n11_strm_hw.h 

S

 6 // 0x00 : Control signals
 7 //
           bit 0 - ap_start (Read/Write/COH)
 8 //
           bit 1 - ap done (Read/COR)
 9 //
           bit 2 - ap_idle (Read)
10 //
           bit 3 - ap ready (Read)
11 //
           bit 7 - auto restart (Read/Write)
12 //
           others - reserved
                                                      void fir n11 strm(stream t* pstrmInput,
13 // 0x04 : Global Interrupt Enable Register
14 //
           bit 0 - Global Interrupt Enable (Read/Write)
15 //
           others - reserved
                                                                                             stream t* pstrmOutput,
16 // 0x08 : IP Interrupt Enable Register (Read/Write)
17 //
           bit 0 - Channel 0 (ap_done)
18 //
           bit 1 - Channel 1 (ap_ready)
                                                                                             int32 t an32Coef[MAP ALIGN 4INT],
19 //
           others - reserved
20 // 0x0c : IP Interrupt Status Register (Read/TOW)
21 //
           bit 0 - Channel 0 (ap_done)
                                                                                             reg32 t regXferLeng)
22 //
           bit 1 - Channel 1 (ap ready)
23 //
           others - reserved
24 // 0x80 : Data signal of regXferLeng_V
25 //
           bit 31~0 - regXferLeng V[31:0] (Read/Write)
26 // 0x84 : reserved
27 // 0x40 ~
28 // 0x7f : Memory 'an32Coef' (12 * 32b)
           Word n : bit [31:0] - an32Coef[n]
30 // (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)
31
32 #define XFIR N11 STRM AXILITES ADDR AP CTRL
                                                0x00
33 #define XFIR N11 STRM AXILITES ADDR GIE
                                                0x04
34 #define XFIR N11 STRM AXILITES ADDR IER
                                                0x08
35 #define XFIR_N11_STRM_AXILITES_ADDR_ISR
36 #define XFIR N11 STRM AXILITES ADDR REGXFERLENG V DATA 0x80
37 #define XFIR_N11_STRM_AXILITES_BITS_REGXFERLENG_V_DATA 32
38 #define XFIR_N11_STRM_AXILITES_ADDR_AN32COEF_BASE
                                                0x40
```



39 #define XFIR N11 STRM AXILITES ADDR AN32COEF HIGH

40 #define XFIR N11 STRM AXILITES WIDTH AN32COEF

41 #define XFIR N11 STRM AXILITES DEPTH AN32COEF

0x7f

32

12

HWH/Xilinx IP Register Map for Xilinx DMA

<PARAMETER NAME="C HIGHADDR" VALUE="0x4041FFFF"/>

Table 2-6: Direct Register Mode Register Address Map

Address Space Offset ⁽¹⁾	Name	Description
00h	MM2S_DMACR	MM2S DMA Control register
04h	MM2S_DMASR	MM2S DMA Status register
08h – 14h	Reserved	N/A
18h	MM2S_SA	MM2S Source Address. Lower 32 bits of address.
1Ch	MM2S_SA_MSB	MM2S Source Address. Upper 32 bits of address.
28h	MM2S_LENGTH	MM2S Transfer Length (Bytes)
30h	S2MM_DMACR	S2MM DMA Control register
34h	S2MM_DMASR	S2MM DMA Status register
38h – 44h	Reserved	N/A
48h	S2MM_DA	S2MM Destination Address. Lower 32 bit address.
4Ch	S2MM_DA_MSB	S2MM Destination Address. Upper 32 bit address.
58h	S2MM_LENGTH	S2MM Buffer Length (Bytes)



</PARAMETERS>

Host Code for FIR Stream

- Import MMIO (in Overlay)
- Define memory mapped region
 - BASE_ADDRESS
 - ARRAY_SIZE
- Read and Write 32-bit values
 - ADDRESS_OFFSET fromBASE_ADDRESS

```
ol = Overlay("/home/xilinx/IPBitFile/FIRN11Stream.bit")
ipFIRN11 = ol.fir n11 strm 0
ipDMAIn = ol.axi dma in 0
ipDMAOut = ol.axi dma out 0
fiSamples = open("samples triangular wave.txt", "r+")
numSamples = 0
line = fiSamples.readline()
while line:
    numSamples = numSamples + 1
    line = fiSamples.readline()
inBuffer0 = allocate(shape=(numSamples,), dtype=np.int32)
outBuffer0 = allocate(shape=(numSamples,), dtype=np.int32)
fiSamples.seek(0)
for i in range(numSamples):
    line = fiSamples.readline()
    inBuffer0[i] = int(line)
fiSamples.close()
numTaps = 11
n32Taps = [0, -10, -9, 23, 56, 63, 56, 23, -9, -10, 0]
\#n32Taps = [1, 0, 0, 0, 0, 0, 0, 0, 0, 1]
n32DCGain = 0
timeKernelStart = time()
for i in range(numTaps):
    n32DCGain = n32DCGain + n32Taps[i]
    ipFIRN11.write(0x40 + i * 4, n32Taps[i])
if n32DCGain < 0:</pre>
    n32DCGain = 0 - n32DCGain
ipFIRN11.write(0x80, len(inBuffer0) * 4)
ipFIRN11.write(0x00, 0x01)
ipDMAIn.sendchannel.transfer(inBuffer0)
ipDMAOut.recvchannel.transfer(outBuffer0)
ipDMAIn.sendchannel.wait()
ipDMAOut.recvchannel.wait()
timeKernelEnd = time()
```



Host Code for Xilinx DMA

- Import MMIO (Involving in Overlay) numSamples = 0
- Define memory mapped region
 - BASE_ADDRESS
 - ARRAY SIZE
- Allocate memory buffer
 - PHYSICAL_ADDRESS
 - BUFFER_LENGTH
- DMA transfer

Experiment:

- 1. Move around the code
- 2. Add delay
- Direct memory access

```
ol = Overlay("/home/xilinx/IPBitFile/FIRN11Stream.bit")
 ipFTRN11 = ol.fir n11 strm 0
 ipDMAIn = ol.axi dma in 0
 ipDMAOut = ol.axi dma out 0
 fiSamples = open("samples triangular wave.txt", "r+")
line = fiSamples.readline()
 while line:
     numSamples = numSamples + 1
     line = fiSamples.readline()
 inBuffer0 = allocate(shape=(numSamples,), dtype=np.int32)
 outBuffer0 = allocate(shape=(numSamples,), dtype=np.int32)
 fiSamples.seek(0)
 for i in range(numSamples):
     line = fiSamples.readline()
    inBuffer0[i] = int(line)
 fiSamples.close()
 numTaps = 11
 n32Taps = [0, -10, -9, 23, 56, 63, 56, 23, -9, -10, 0]
 \#n32Taps = [1, 0, 0, 0, 0, 0, 0, 0, 0, 1]
 n32DCGain = 0
 timeKernelStart = time()
 for i in range(numTaps):
     n32DCGain = n32DCGain + n32Taps[i]
     ipFIRN11.write(0x40 + i * 4, n32Taps[i])
 if n32DCGain < 0:</pre>
     n32DCGain = 0 - n32DCGain
 ipFIRN11.write(0x80, len(inBuffer0) * 4)
 ipFIRN11.write(0x00, 0x01)
 ipDMAIn.sendchannel.transfer(inBuffer0)
 ipDMAOut.recvchannel.transfer(outBuffer0)
 ipDMAIn.sendchannel.wait()
 ipDMAOut.recvchannel.wait()
 timeKernelEnd = time()
```

