

# SOC Design

## Lab4-1 Execute Code in User Memory

112061611 陳伯丞, 112061524 葉又崧, 110063553 張傑閔

### Description:

In this lab4-1, we design the firmware code in user\_proj.v to manage the interface between user BRAM and wishbone. And design with FIR engine with c language, which is in fir.c. The entire flow of this lab4-1 is (1) the FIR engine compile into RISC-V code (2) the user project get the FIR engine output through wishbone bus (3) the user project store the result into BRAM.

The following sections is the implementation detail and waveform.

### 1. Explanation of your firmware code

#### 1.1. How does it execute a multiplication in assembly code.

The following code is the FIR engine in fir.c. It computes the FIR result with respect to the convolution function.

```
for(int t=0; t<N; t=t+1){
    inputbuffer[t] = inputsignal[t];
    for(int i=0; i<t+1; i=i+1){
        outputsignal[t] += taps[i] * inputbuffer[t-i];
    }
}
```

Figure. Code for fir.c

And the following figure shows the multiplication execution in RISC-V code. The `__mulsi3` is the multiplication function call in assembly code. And the whole L7 part is the FIR engine function. This screenshot is from `elf-fir.s`.

```
160      .L7:
161          .loc 1 25 16 discriminator 3
162          lui a5,%hi(outputsignal)
163          addi a4,a5,%lo(outputsignal)
164          lw a5,-20(s0)
165          slli a5,a5,2
166          add a5,a4,a5
167          lw s1,0(a5)
168          .loc 1 25 27 discriminator 3
169          lui a5,%hi(taps)
170          addi a4,a5,%lo(taps)
171          lw a5,-24(s0)
172          slli a5,a5,2
173          add a5,a4,a5
174          lw a3,0(a5)
175          .loc 1 25 46 discriminator 3
176          lw a4,-20(s0)
177          lw a5,-24(s0)
178          sub a5,a4,a5
179          .loc 1 25 44 discriminator 3
180          lui a4,%hi(inputbuffer)
181          addi a4,a4,%lo(inputbuffer)
182          slli a5,a5,2
183          add a5,a4,a5
184          lw a5,0(a5)
185          .loc 1 25 31 discriminator 3
186          mv a1,a5
187          mv a0,a3
188          call __mulsi3
189          mv a5,a0
190          .loc 1 25 20 discriminator 3
191          add a4,s1,a5
192          lui a5,%hi(outputsignal)
193          addi a3,a5,%lo(outputsignal)
194          lw a5,-20(s0)
195          slli a5,a5,2
196          add a5,a3,a5
197          sw a4,0(a5)
198          .loc 1 24 24 discriminator 3
199          lw a5,-24(s0)
200          addi a5,a5,1
201          sw a5,-24(s0)
```

Fig. Assembly code

## 1.2. What address allocate for user project and how many space is required to allocate to firmware.

According to the screenshot, user project is allocated in 0x38000000~0x38000190. The space requirement of firmware code is 2448 Bytes.

```
38000000 <__mulsi3>:
38000000: 00050613      mv a2,a0
38000004: 00000513      li a0,0
38000008: 0015f693      andi a3,a1,1
3800000c: 00068463      beqz a3,38000014 <__mulsi3+0x14>
38000010: 00c50533      add a0,a0,a2
38000014: 0015d593      srli a1,a1,0x1
38000018: 00161613      slli a2,a2,0x1
3800001c: fe0596e3      bnez a1,38000008 <__mulsi3+0x8>
38000020: 00008067      ret

38000024 <initfir>:
38000024: fe010113      addi sp,sp,-32
38000028: 00812e23      sw s0,28(sp)

38000160: fec42783      lw a5,-20(s0)
38000164: 00178793      addi a5,a5,1
38000168: fef42623      sw a5,-20(s0)
3800016c: fec42703      lw a4,-20(s0)
38000170: 00a00793      li a5,10
38000174: f2e7dce3      bge a5,a4,380000ac <fir+0x20>
38000178: 08800793      li a5,136
3800017c: 00078513      mv a0,a5
38000180: 01c12083      lw ra,28(sp)
38000184: 01812403      lw s0,24(sp)
38000188: 01412483      lw s1,20(sp)
3800018c: 02010113      addi sp,sp,32
38000190: 00008067      ret


Disassembly of section .riscv.attributes:

00000000 <.riscv.attributes>:
```

Fig. user project allocation


## 2. Interface between BRAM and wishbone

### 2.1 Waveform from xsim




Delay between 'wbs\_ack\_o' and 'posedge of wbs\_cyc\_i' is 10 clock cycle.

## BRAM write:



## BRAM read:



### 3. Synthesis report

#### 1. Slice Logic

-----

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs*	26	0	0	53200	0.05
LUT as Logic	26	0	0	53200	0.05
LUT as Memory	0	0	0	17400	0.00
Slice Registers	17	0	0	106400	0.02
Register as Flip Flop	17	0	0	106400	0.02
Register as Latch	0	0	0	106400	0.00
F7 Muxes	0	0	0	26600	0.00
F8 Muxes	0	0	0	13300	0.00

#### 2. Memory

-----

Site Type	Used	Fixed	Prohibited	Available	Util%
Block RAM Tile	2	0	0	140	1.43
RAMB36/FIFO*	2	0	0	140	1.43
RAMB36E1 only	2				
RAMB18	0	0	0	280	0.00

#### 3. DSP

-----

Site Type	Used	Fixed	Prohibited	Available	Util%
DSPs	0	0	0	220	0.00

### 4. GitHub Link:

[https://github.com/ken01235/SOC\\_Design/tree/master/course-lab\\_4-1%20report](https://github.com/ken01235/SOC_Design/tree/master/course-lab_4-1%20report)