SOC Design hw2

108061207 陳伯永

Part1: AXI-Master Interface

1. VITIS

Figure 1. C simulation

Figure 2. directives




Figure 3. C synthesis




Figure 4. Co-simulation




Figure 5. Export RTL

2. VIVADO




Figure 6. Block Diagram




Figure 7. Address Editor

Figure 8. Create Wrapper




Figure 9. Output of Bitstream Generating

依照 Lab1 和 Lab2 Workbook 的步驟完成了 VITIS 和 VIVADO 的操作,接著將產生的 bitstream file 上傳至 kv260 板進行模擬,但是卻無法產生預期的結果。




Figure 10. Failed Jupyter output

經過反覆查看以及在討論區上討論,發現 Block Diagram 中多出了一個名叫"ap_ctl",而最後的解決方法是更改 interface 的宣告方式,不再使用 directives 而是直接寫在 cpp 檔中。




Figure 11. Using pragma to define interface

更改後再重新完成Figure3~Figure9的步驟。




Figure 12. Jupyter Output

Part2: Stream Interface




Figure 13. Block Diagram




Figure 14. Address Editor






Figure 15. Jupyter output

Part3: Performance

1. Master Interface






Utilization Estimates □ Summary BRAM_18K DSP FF LUT URAM Name DSP 0 40 Expression FIFO Instance 0 33 1467 2466 0 Memory Multiplexer 175 650 Register 33 2117 0 2681 Total Available 288 1248 234240 117120 64 Utilization (%) ol

2. Stream Interface





Utilization Estimates Summary BRAM 18K DSP FF LUT URAM Name **DSP** 0 42 Expression **FIFO** 0 33 916 1005 0 Instance Memory 35 Multiplexer 36 Register Total 33 952 1082 0 Available 288 1248 234240 117120 64 Utilization (%)