
SOC lab3


112061611 陳伯丞

1. Block Diagram




2. Describe operation

• ShiftRAM: can only be write before ap_start turn on.



 TapRAM: can only be write after ap_start turn on. And there is a FIFO to store the address of DataRAM.



ap_done is generated when ss_tlast = 1 & sm_tvalid = 1

3. Simulation report

```
Time resolution is 1 ps
-----Start simulation-----
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
Check Coefficient ...
OK: exp =
                   0, rdata =
OK: exp =
                 -10, rdata =
                  -9, rdata =
OK: exp =
                  23, rdata =
OK: exp =
                 56, rdata =
OK: exp =
OK: exp =
                 63, rdata =
OK: exp =
                 56, rdata =
                  23, rdata =
OK: exp =
OK: exp =
                  -9, rdata =
OK: exp =
                 -10, rdata =
OK: exp =
                  0, rdata =
 Tape programming done ...
 Start FIR
----End the coefficient input(AXI-lite)----
[PASS] [Pattern
                        0] Golden answer:
                                                    0, Your answer:
                        1] Golden answer:
                                                   -10, Your answer:
[PASS] [Pattern
                                                   -29, Your answer:
                         2] Golden answer:
[PASS] [Pattern
[PASS] [Pattern
                        3] Golden answer:
                                                  -25, Your answer:
                                                   35, Your answer:
[PASS] [Pattern
                        4] Golden answer:
                                                  158, Your answer:
[PASS] [Pattern
                        5] Golden answer:
                                                  337, Your answer:
[PASS] [Pattern
                         6] Golden answer:
                                                   539, Your answer:
[PASS] [Pattern
                        7] Golden answer:
[PASS] [Pattern
                        8] Golden answer:
                                                  732, Your answer:
                                                   915, Your answer:
[PASS] [Pattern
                        91 Golden answer:
                                                  1098, Your answer:
[PASS] [Pattern
                        10] Golden answer:
[PASS] [Pattern
                       580] Golden answer:
                                                 -4392, Your answer:
                                                                           -4392
                                                 -4209, Your answer:
[PASS] [Pattern
                       5811 Golden answer:
[PASS] [Pattern
                       582] Golden answer:
                                                 -4026, Your answer:
                      583] Golden answer:
                                                 -3843, Your answer:
[PASS] [Pattern
                                                                           -3843
                       584] Golden answer:
                                                 -3660, Your answer:
[PASS] [Pattern
                                                 -3477, Your answer:
[PASS] [Pattern
                       585] Golden answer:
[PASS] [Pattern
                      586] Golden answer:
                                                 -3294, Your answer:
                                                                           -3294
[PASS] [Pattern
                      587] Golden answer:
                                                 -3111, Your answer:
[PASS] [Pattern
                      588] Golden answer:
                                                 -2928, Your answer:
[PASS] [Pattern
                      589] Golden answer:
                                                 -2745, Your answer:
                                                                           -2745
[PASS] [Pattern
                       590] Golden answer:
                                                 -2562, Your answer:
[PASS] [Pattern
                      591] Golden answer:
                                                 -2379, Your answer:
                                                                           -2379
                                                 -2196, Your answer:
[PASS] [Pattern
                      592] Golden answer:
                                                                           -2196
                      593] Golden answer:
                                                 -2013, Your answer:
[PASS] [Pattern
                                                                           -2013
                       594] Golden answer:
                                                 -1830, Your answer:
[PASS] [Pattern
                                                                           -1830
                      595] Golden answer:
                                                 -1647, Your answer:
[PASS] [Pattern
                                                                           -1647
                                                 -1464, Your answer:
[PASS] [Pattern
                      596] Golden answer:
                                                 -1281, Your answer:
[PASS] [Pattern
                       597] Golden answer:
                                                                           -1281
OK: exp =
                    0, rdata =
[PASS] [Pattern
                      598] Golden answer:
                                                 -1098, Your answer:
-----End the data input(AXI-Stream)-----
```

4. Resource usage: including FF, LUT, BRAM

1. Slice Logic						
+	+		·	+		-+
Site Type	Used	Fixed	Prohibit	ted	Available	Util%
+	+		+	+		-++
Slice LUTs*	246	0		0	53200	0.46
LUT as Logic	237	0		0	53200	0.45
LUT as Memory	9	0		0	17400	0.05
LUT as Distributed RAM	0	0		- 1		1 1
LUT as Shift Register	9	0		- 1		1 1
Slice Registers	232	0		0	106400	
Register as Flip Flop	232	0		0	106400	
Register as Latch	0	0		0	106400	0.00
F7 Muxes	0	0		0	26600	
F8 Muxes	0	0		0	13300	0.00
+	+		+	+		-+
2. Memory						
Cita Tuna Head	Fived	l Doob	ibitad	۸.,	ailable	114-319/
Site Type Used	Fixed	Pron	IDICea	AV	arrapie	0(11%
+		-+		+·		
Block RAM Tile 0	0	1	0	l	140	^ ^
RAMB36/FIFO* 0	0	1				0.00
			0		140	0.00
RAMB18 0	0	i	0 0	 	140 280	
RAMB18 0	0	 -		 		0.00
RAMB18 0 +	0	¦ -+		 +		0.00
RAMB18 0 +	0	; -+		 		0.00
+	9	i 		 		0.00
+		i 		 -		0.00
+	9	<u> </u> 		 		0.00
3. DSP		i - 	0	 	280 	0.00 0.00 +
3. DSP		i - 	0	 Ava		0.00 0.00 +
+		i - 	0	 	280 	0.00 0.00 +
3. DSP		-+ Proh	0	 Ava	280 	0.00 0.00 +

5. Timing Report



Fig. Design Timing Summary as clock cycle time 6ns

```
lax Delay Paths
Slack (MET) :
                            0.171ns (required time - arrival time)
                            genblk1.FIFO_reg[8]/C
 Source:
                            (rising edge-triggered cell FDSE clocked by axis_clk {rise@0.000ns fall@3.000ns period=6.000ns})
                            genblk1.tap_A_reg[0]/R
                             (rising edge-triggered cell FDRE clocked by axis_clk {rise@0.000ns fall@3.000ns period=6.000ns})
 Path Group:
 Path Type:
                       6.000ns (axis_clk rise@6.000ns - axis_clk rise@0.000ns)
5.092ns (logic 1.145ns (22.486%) route 3.947ns (77.514%))
4 (LUT4-1 LUT6-3)
 Requirement:
 Data Path Delay:
 Logic Levels:
 Clock Path Skew:
   Destination Clock Delay (DCD): 2.128ns = ( 8.128 - 6.000 )
Source Clock Delay (SCD): 2.456ns
   Clock Pessimism Removal (CPR):
 Clock Uncertainty:
   Total Input Jitter
                                        0.000ns
   Discrete Jitter
                                         0.000ns
   Phase Error
                               (PE): 0.000ns
```

Fig. Max Delay Paths

6. Simulation Waveform

of clock cycles from ap_start to ap_done:
 ap_start: 1.085ps; ap_done: 79.085ps; clock cycle: 6ns
 →13000 clock cycles




Fig. TapRAM write




Fig. TapRAM Read




Fig. dataRAM write and read




Fig. $\, X_n \,$ Stream and $\, Y_n \,$ Stream

7. GitHub Link

https://github.com/ken01235/SOC_Design/tree/master/lab-fir%20report