

SOC Design

From Verilog to HLS – An Example

Jiin Lai




An Example - GCD

Euclidean Algorithm

$$gcd(a,b) = gcd(b,r)$$

where, $a = qb + r$






An Example - GCD

Simplified Euclidean GCD Algorithm

$$\gcd(a,b) = \gcd(b,(a-b))$$
$$= \gcd(a,(b-a))$$






Verilog Behavior Implementation


- RTL synthesis tool only copies the circuit for the while/for loop
- But the # of loop could not be determined at compiling time
- The circuit could not be synthesized
- It needs a structure implementation

```
module gcd_behavior #(parameter width = 32)
        (input [width-1: 0] A_in, B_in,
          output [width-1:0] Y );
reg [width-1:0] A, B, Y, swap
                                    Simplified Euclidean GCD Algorithm
Integer done;
                                    \gcd(a,b) = \gcd(b,(a-b))
                                          = \gcd(a, (b-a))
always @( A_in or B_in ) begin
 while (A!=B) begin
                                        Compare A. B
   if( A > B ) A \le A - B;
               B \le B - A;
   else
  end
end
Y = B;
endmodule
```



GCD Design Structure








GCD Design Structure


Datapath

- Register/Latch
- Multiplexer
- Operator



```
module gcd_datapath #(parameter width = 16)
                                                        control
(input clock;
 input A_en, B_en, A_mux_sel, B_mux_sel, out_mux_sel;
 input [width-1:0] A_in, B_in;
 output AGB, ALB,
 output [width-1:0] Y; )
reg [width-1:0] A, B;
assign Y = A;
// Datapath Logic
                                                      multiplexer
wire [width-1:0] out = (out mux sel)? B: A-B:;
wire [width-1:0] A_next = ( A_mux_sel ) ? out : A_in;
wire [width-1:0] B_next = ( B_mux_sel ) ? A : B_in;
// Generate output control signals
wire AGB = (A > B);
                          operator
wire ALB = (A < B);
// edge-triggered flip-flop
always @( posedge clock) begin
                                          Registers/latch
  if( A en ) A <= A next;
  if (B en) B <= B next;
end
endmodule
```


GCD Design Structure - Control



```
module gcd_fsm(
        input clock, reset, go,
        input AGB, ALB,
        output A_en, B_en,
        A_mux_sel, B_mux_sel, out_mux_sel, ouput done );
reg running = 0;
always @( posedge clock) begin
 if(go) running <= 1;
  else if (done) running <= 0;
end
reg [5:0] ctrl_sig;
assign { A_en, B_en, A_mux_sel, B_mux_sel, done } = ctrl_sig;
 always @(*) begin
   if(!running) ctrl_sig =
                                5'b11 00 0;
   else if( AGB ) ctrl_sig =
                                5'b10_1x_0;
   else if( ALB ) ctrl_sig =
                                5'b11_11_0;
   else
                 ctrl sig =
                                5'b00_xx_1;
 end
endmodule
```



GCD Design Verilog – Put Together



```
module gcd_fsm(
              input clock, reset, go,
              input AGB, ALB,
              output A_en, B_en,
              A_mux_sel, B_mux_sel,
              out mux sel, ouput done );
reg running = 0;
always @( posedge clock) begin
  if(go) running \leq 1;
  else if (done) running <= 0;
end
reg [5:0] ctrl sig;
assign { A en, B en, A mux sel, B mux sel, done }
= ctrl sig;
 always @(*) begin
   if(!running) ctrl_sig = 5'b11_00_0;
   else if( AGB ) ctrl sig = 5'b10 1x 0;
   else if( ALB ) ctrl sig = 5'b11 11 0;
                  ctrl sig = 5'b00_xx_1;
   else
  end
endmodule
```


```
A_en,
B_en,
A_mux_sel
B_mux_sel
out mux sel
   AGB
   ALB
```

```
module gcd datapath #(parameter width = 16)
              (input clock,
               input A en, B en, A mux sel, B mux sel,
               out mux sel,
               input [width-1:0] A in, B in;
               output AGB, ALB,
               output [width-1:0] Y; )
reg [width-1:0] A, B;
assign Y = A;
// Datapath Logic
wire [width-1:0] out = (out mux sel)? B: A-B:;
wire [width-1:0] A_next = ( A_mux_sel ) ? out : A_in;
wire [width-1:0] B next = (B mux sel)? A:B in;
// Generate output control signals
wire AGB = (A > B);
wire ALB = (A < B);
// edge-triggered flip-flop
always @( posedge clock) begin
  if(A en) A \le A next;
  if (B en) B \le B next;
end
endmodule
```



A Glimpse of High-Level-Synthesis

- HLS build synchronous design
 - No timing -> no clock, reset
 - No port width imply by data type
 - Port direction lhs, rhs
 - Input: only read, "pass by value"
 - Ouptut: function return, a reference, or a pointer
 - Inout: a reference or a pointer
- Loop:
 - Automatic control/datapath synthesis



```
ap_uint<32> gcd(
 ap_uint<32> opA,
 ap_uint<32> opB ) {
#pragma HLS INLINE
 while (opA != opB) {
   #pragma HLS PIPELINE
   if (opA > opB)
      opA = opA - opB;
   else
      opB = opB - opA;
    return opA;
```

Matches its original algorithmic description

