SPI slave with single port RAM


Teammates:

Abdulrahman Mohammad Abdelrahman Ahmed Sayed


Under Supervision of: Eng. Kareem Waseem

Snippets from the waveforms captured from QuestaSim

1_testing synchronous reset




2_testing read address




3_what was in the address




4_testing read data




5 test write address




6_testing write data



7_what we wrote in TB is written in the address we determined




Questa Lint




VIVADO


(* fsm_encoding = "gray" *)

Schematic elaboration



Schematic Synthesis







Encoding from report


State	New Encoding	Previous Encoding
IDLE	000	000
CHK_CMD	001	001
WRITE	011	010
READ_ADD	010	100
READ_DATA	111	011







Implementation




Device:

All user specified timing constraints are met.




(* fsm_encoding = "one_hot" *)

Elaborator



Schematic Synthesis:



Encoding Report:


State	I	New Encoding	I	Previous Encoding
IDLE	I	00001	1	000
CHK_CMD	1	00010	1	001
WRITE	1	00100	1	010
READ_ADD	1	01000	1	100
READ_DATA	I	10000	I	011

Timing report:


Design Timing Summary

Setup		Hold		Pulse Width		
Worst Negative Slack (WNS):	5.898 ns	Worst Hold Slack (WHS):	0.142 ns	Worst Pulse Width Slack (WPWS):	4.500 ns	
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns	

Critical path




Implementation:



(* fsm_encoding = "sequential" *)


Synthesis Schema:




Encoding report


State	New Encoding	Previous Encoding
IDLE	000	000
CHK_CMD	001	001
WRITE	010	010
READ_ADD	011	100
READ_DATA	100	011

Timing report:




Implementation






(* fsm_encoding = "johnson" *)

Synthesis schema




Encoding Report:

	THE CONTRACT OF STREET AND THE	non o be implea to provi feet because	dadress orde (1) summares summ surren
18			
19	State	New Encoding	Previous Encoding
10			
11	IDLE	000	000
2	CHK_CMD	100	001
13	WRITE	110	010
4	READ_ADD	111	100
15	READ_DATA	011	011
16			




Implementation



Design Timing Summary





Massages:



write_bitstream Complete 🗸

