EE 271 Final Project - Towers of Hanoi Siyu Jian, Michael Molina, Kendrick Tang December 6, 2012

Abstract

In this project, we designed and implemented the game of tower of Hanoi on the DE1 Board. The lab specification asked for a three ring game, but we went beyond that and gave the user the ability to select the number of rings they played with. Our implementation of the design was successful: it utilizes several databusses to move the right ring to the right tower if user selects a valid pair of towers, and waits for a valid pair otherwise. One difficulty we came across was implementing the GAL chip. The display unit had more input and output ports than the GAL chip could implement, so we were limited to using the GAL chip as a module to count the number of seconds it took for the user to finish the puzzle. Unfortunately, we were unable to finish this extra feature due to time constraints. Regardless, our game still runs very effectively.

We all worked together. We checked each other's work, helpe debug, code, design, and test our product, but we couldn't have done it without Kendrick's amazing design and debugging skills. By signing below, we all agree to this statement to some degree.

| Signature . | |
|-------------|---|
| | |
| | |
| | |
| | |
| Signature | |
| | |
| | |
| | |
| | |
| Signature | Kendrick Tang (digitally signed December 6, 2012) |

 $2 \text{ of } 24 \\ \hspace*{2.5cm} \text{EE 271 Lab 4}$

Contents

| 1 | Introduction | 3 |
|----|--------------------------------|-----------|
| 2 | Design Specification | 3 |
| 3 | Design Procedure | 3 |
| | 3.1 On the FPGA | 3 |
| | 3.2 On the GAL Chip | 8 |
| 4 | Hardware Implementation | 9 |
| 5 | Test Plan | 11 |
| | 5.1 Game Controller Module | 11 |
| | 5.2 Ring Mover Module | 12 |
| 6 | Results | 13 |
| | 6.1 Results of Game Controller | 13 |
| | 6.2 Results of Ring Mover | 13 |
| | 6.3 Results of Tower of Hanoi | 14 |
| 7 | Error Analysis | 14 |
| 8 | Reasons for Incomplete Project | 15 |
| 9 | Summary | 15 |
| 10 | Conclusion | 15 |
| 11 | Appendix | 16 |

1 Introduction

The purpose of this lab was to reflect on the knowledge accumulated from the rest of the quarter and to design from start to finish our own project. We were able to experience firsthand all phases of a project from design, debugging, redesigning, debugging, implementing, integrating and testing, and debugging. Furthermore, due to the unrestricted nature of the guidelines, our design had no template to help us get started and was limited only by our imagination and creativity. In other words, the design was completely up to us. How robust our game was, was also completely up to us. We were in charge of determining test vectors, boundary cases, user errors, backup systems and error prevention all on our own, which tested our ability to find and balance all possible cases of error with practicality. We implemented our design of the Towers of Hanoi game on the DE1 board. We used almost every single output port from the breadboard, but also all the switches, buttons and LEDs for user input and debugging. With access to the 18 LEDs on the board itself, we were able to observe and verify the condition of our state machines, as well as values of different input and output vectors simultaneously.

2 Design Specification

In general, this lab only specified us to design a functional game on an FPGA board. We chose to create the Towers of Hanoi game. This game starts with a number of rings stacked on one peg, where each ring is smaller than the one below it. From there, rings are moved between three pegs, where a ring can only be placed on a ring that is larger than it. The winning condition is when the user has successfully transferred all the rings on the first tower to the third tower. Nobody can play the game without being able to see the state of the rings and towers, so a visualizer or display unit was essential to this design. Additional specifications were to use a databus to transfer information between registers, and implement a GAL chip as an external module. We decided to implement a game timer on the GAL chip as an additional feature to the game.

3 Design Procedure

3.1 On the FPGA

The design boiled down to capturing a way to encode the tower information, and a way to manipulate the information. We needed to not only encode how many rings were in each tower, but also the size of each ring in the tower. Furthermore, we needed to use this information to restrict the possible moves the user could do. We decided to use a seven bit register to represent each tower, where the least significant bit represented whether the largest ring was present, and the most significant bit represented whether the smallest ring was present. This way, a pair of choices is valid only if the value held in the register that represents the first choice is greater than the value held in the register that represents the

 $4 \text{ of } 24 \\ \text{EE 271 Lab 4}$

second choice. To manipulate the information, we used combinational logic to encode the value of a tower register in a one-hot binary value where the active bit represented the topmost ring. From here, all that needed to be done was to subtract the one-hot value from the first choice, and add it to the second choice. We utilized two modules to implement this design:




Figure 3.1: High level design for the entire system.

Interacting with the user is the game control module. It takes in all user inputs: switches for selecting the number of rings in the game, and buttons for selecting towers. The game control is responsible for initializing the system based on the number of rings selected by the user. If the user selects multiple initial rings, then the machine goes into an error state and waits for a reset. It also encoded the two choices the user makes each round as a four bit binary number, which is then inputted into the next module. Below is the state table and diagram for the game control:




Figure 3.2: State diagram for game control.

| | | d3,d2,d1,d0 | | | | |
|----------------|--------|-------------------|-------------------|-------------------|----------------------|-----------------------|
| State Name | state# | binary assignment | (1,x,x,x,x,x,x,x) | (0,x,x,x,x,x,x,x) | (0,good,x,x,x,x,x,x) | (0,ngood,x,x,x,x,x,x) |
| reset | 0 | 0000 | reset | initial | × | x |
| initial | 1 | 0001 | reset | x | setup 1 | error |
| error | 2 | 0010 | reset | error | error | error |
| setup 1 | 3 | 0011 | reset | x | × | × |
| normal state | 4 | 0100 | reset | x | × | × |
| 1 | 5 | 0101 | reset | x | × | × |
| 2 | 6 | 0110 | reset | x | × | × |
| 3 | 7 | 0111 | reset | x | × | × |
| 1,2 | 8 | 1000 | reset | x | x | x |
| 1,3 | 9 | 1001 | reset | x | × | × |
| 2,1 | 10 | 1010 | reset | x | x | x |
| 2,3 | 11 | 1011 | reset | x | × | × |
| 3,1 | 12 | 1100 | reset | x | × | x |
| 3,2 | 13 | 1101 | reset | x | × | x |
| preround state | 14 | 1110 | reset | x | × | x |
| winner state | 15 | 1111 | reset | winner state | winner state | winner state |

Figure 3.3: State table for game control.

| NEXT STATE (reset, good, b1, b2, b3, b4, done, win) | | | | | | | | |
|---|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|--|--|
| (0,x,x,x,x,x,1,x) | (0,x,x,x,x,x,0,x) | (0,x,1,x,x,x,x,x) | (0,x,x,1,x,x,x,x) | (0,x,x,x,1,x,x,x) | (0,x,x,x,x,1,x,x) | (0,x,0,0,0,x,x,x) | | |
| x | x | x | x | x | x | x | | |
| x | x | x | x | x | x | x | | |
| error | error | error | error | error | error | error | | |
| normal state | setup1 | x | x | x | x | x | | |
| x | x | 1 | 2 | 3 | x | normal state | | |
| x | x | 1 | 1,2 | 1,3 | normal state | 1 | | |
| x | x | 2,1 | 2 | 2,3 | normal state | 2 | | |
| x | x | 3,1 | 3,2 | 3 | normal state | 3 | | |
| x | x | x | x | x | x | x | | |
| x | x | x | x | x | X | x | | |
| x | x | x | x | x | x | x | | |
| x | x | x | x | x | x | x | | |
| x | x | x | x | x | x | x | | |
| x | x | x | x | x | x | x | | |
| x | x | x | x | x | X | x | | |
| winner state | winner state | winner state | winner state | winner state | winner state | winner state | | |

Figure 3.4: State table for game control.

| (0,x,x,x,x,x,1,x) | (0,x,x,x,x,x,0,x) | (0,x,x,x,x,x,x,1) | (0,x,x,x,x,x,x,0) | Outputs: (enable, ch1_1, ch2_1, ch1_2, ch2_2, counterHold) |
|-------------------|-------------------|-------------------|-------------------|--|
| x | x | x | x | (x,x,x,x,x,x) |
| × | x | x | x | (x,x,x,x,x,x) |
| error | error | error | error | (x,x,x,x,x,x) |
| × | x | x | x | (1,x,x,x,x,x) |
| × | x | x | x | (x,x,x,x,x,x) |
| × | × | × | × | (x,x,x,x,x) |
| x | x | x | x | (x,x,x,x,x,x) |
| × | x | x | x | (x,x,x,x,x,x) |
| preround state | 1,2 | x | x | (1,0,1,1,0,x) |
| preround state | 1,3 | x | x | (1,0,1,1,1,x) |
| preround state | 2,1 | x | x | (1,1,0,0,1,x) |
| preround state | 2,3 | x | x | (1,1,0,1,1,x) |
| preround state | 3,1 | x | x | (1,1,1,0,1,x) |
| preround state | 3,2 | x | x | (1,1,1,0,x) |
| x | x | winner state | normal state | (x,x,x,x,x,x) |
| winner state | winner state | winner state | winner state | (x,x,x,x,x,1) |

Figure 3.5: State table for game control.

Responsible for recording and changing the state of the towers and rings is the ring mover module. It decodes the four bit input from the game control to determine which towers to compare and update. In the initialization phase, it just loads the first tower register with the right number of rings, and empties the other two tower registers. From there it compares the first and second tower choices made by the user to check if the move is valid. If the move is invalid then the user has to make another pair of choices. If the move is valid then the module moves the rings and updates the tower registers. Below is the state table and diagram for the ring mover:




Figure 3.6: Top view of Quartus Pin Planner.

| | | | NEXT STATE (reset, enable,valid) | | | | | |
|-------------|--------|-------------------|----------------------------------|-------------|-------------|--------------|-------------|-----------------|
| State Name | state# | binary assignment | (1,x) | (0,1,x) | (0,0,x) | (0,x,1) | (0,x,0) | Outputs: (done) |
| reset | 0 | 00000 | reset | initial1 | initial1 | initial1 | initial1 | 0 |
| initial1 | 1 | 00001 | reset | initial2 | initial2 | initial2 | initial2 | 0 |
| initial2 | 2 | 00010 | reset | initial3 | initial3 | initial3 | initial3 | 0 |
| initial3 | 3 | 00011 | reset | initial4 | initial4 | initial4 | initial4 | 1 |
| initial4 | 4 | 00100 | reset | normal | normal | normal | normal | 1 |
| normal | 5 | 00101 | reset | loadc1 1 | normal | × | × | 0 |
| loadc1 1 | 6 | 00110 | reset | loadc1 2 | loadc1 3 | loadc1 4 | loadc15 | 0 |
| loadc1 2 | 7 | 00111 | reset | load c1 3 | load c1 3 | load c1 3 | load c1 3 | 0 |
| loadc1 3 | 8 | 01000 | reset | load c1 4 | load c1 4 | load c1 4 | load c1 4 | 0 |
| loadc1 4 | 9 | 01001 | reset | load c2 1 | load c2 1 | load c2 1 | load c2 1 | 0 |
| loadc2 1 | 10 | 01010 | reset | load c2 2 | load c2 2 | load c2 2 | load c2 2 | 0 |
| loadc2 2 | 11 | 01011 | reset | load c2 3 | load c2 3 | load c2 3 | load c2 3 | 0 |
| loadc2 3 | 12 | 01100 | reset | load c2 4 | load c2 4 | load c2 4 | load c2 4 | 0 |
| loadc2 4 | 13 | 01101 | reset | x | × | load a2 s2 1 | sendDone | 0 |
| wait1 | 14 | 01110 | reset | wait2 | wait2 | wait2 | wait2 | 0 |
| wait2 | 15 | 01111 | reset | wait3 | wait3 | wait3 | wait3 | 0 |
| wait3 | 16 | 10000 | reset | wait4 | wait4 | wait4 | wait4 | 0 |
| wait4 | 17 | 10001 | reset | load new1 1 | load new1 1 | load new1 1 | load new1 1 | 0 |
| load new1 1 | 18 | 10010 | reset | load new1 2 | load new1 2 | load new1 2 | load new1 2 | 0 |
| load new1 2 | 19 | 10011 | reset | load new1 3 | load new1 3 | load new1 3 | load new1 3 | 0 |
| load new1 3 | 20 | 10100 | reset | load new1 4 | load new1 4 | load new1 4 | load new1 4 | 0 |
| load new1 4 | 21 | 10101 | reset | load new2 1 | load new2 1 | load new2 1 | load new2 1 | 0 |
| load new2 1 | 22 | 10110 | reset | load new2 2 | load new2 2 | load new2 2 | load new2 2 | 0 |
| load new2 2 | 23 | 10111 | reset | load new2 3 | load new2 3 | load new2 3 | load new2 3 | 0 |
| load new2 3 | 24 | 11000 | reset | load new2 4 | load new2 4 | load new2 4 | load new2 4 | 0 |
| load new2 4 | 25 | 11001 | reset | finished | finished | finished | finished | 0 |
| finished | 26 | 11010 | reset | normal | normal | normal | normal | 1 |
| sendDone | 27 | 11011 | reset | normal | normal | normal | normal | 0 |

Figure 3.7: State table for game control.

There were potential problems related to the clock running these state machines. If the clock was too fast, the user inputs would not be readable due to bouncing and clocking speeds. To correct this, we slowed down the clock to a point where the user wasnt hindered to wait for the state machine, yet able to easily input their tower choices without any issue. To achieve this we used a 92 Hz clock, derived from the DE1 boards 24 MHz internal clock.

3.2 On the GAL Chip

We attempted to implement a game counter on the GAL chip. The top level design looked like this:




Figure 3.8: High level design for timer module.

The idea behind the design was to simplify a general counting problem to just counting to ten. If we had a state machine that counted to ten, then that could represent the ones digit. If the machine output a binary 1 in the ninth state, then at the next clock cycle the tens digit would be clocked. Similarly, the hundreds digit would clock after both the ones and tens digit was in the ninth state. We were unable to implement this due to time constraints.

4 Hardware Implementation

Our virtual Towers of Hanoi game was implemented using one GAL 22V10 chip, the DE1 board , and three 10-segment bar graph arrays with 21 $1k\Omega$ -resistors. The GAL chip contained a simple counter, which was decoded and outputted to the HEX displays on the DE1 board. This acted as a timer so people could compare different completion times. The GAL chip ran off of a clock, and had a reset from the DE1 board, and output four bits which encoded how much time had passed, modulo 10. Below is the chip diagram:



Figure 4.1: This is the chip report for the GAL chip.

The DE1 board holds all of our combinational and sequential logic. It acts as a controller taking user inputs to determine the next state of the system. We used 16 inputs:

- A switch as a reset control
- Seven other switched behaved as selectors used to determine how many rings the game would be initialized with
- Three active low buttons were used to select which towers to change
- One clock to run the system
- Four bits of data from the GAL chip.

As a result of several state machines, combinational logic and schematic capture components from Quartus, our module produced 53 outputs, some as external displays, others back into the DE1 board as displays and some controls for the GAL chip:

- Five LEDs to represent the state of the ring mover module
- Four LEDs to represent the state of the game controller
- Three sets of seven bit outputs for each LED display to represent the state of the towers
- Three sets of seven bit outputs for each HEX display to represent the time
- A slowed clock to run the timer
- A reset for the timer

Below is a diagram of the pin assignment below:




Figure 4.2: Top view of Quartus Pin Planner.

| D 61 | Input | PIN T21 | 6 | B6 N0 | PIN T21 | 3.3-V LVdefault) | 24mA (default) |
|------------------------------|--------|--------------------|---|----------------|--------------------|--------------------------------------|----------------------------------|
| II b2 | Input | PIN_T22 | 6 | B6_N0 | PIN_T22 | 3.3-V LVdefault) | 24mA (default) |
| ₽ b3 | Input | PIN_R21 | 6 | B6_N0 | PIN_R21 | 3.3-V LVdefault) | 24mA (default) |
| D b4 | Input | PIN R22 | 6 | 86_N0 | PIN R22 | 3.3-V LVdefault) | 24mA (default) |
| IP dock | Input | PIN A12 | 4 | 84 N1 | PIN A12 | 3.3-V LVdefault) | 24mA (default |
| | Output | PIN_A13 | 4 | 84 N1 | PIN_A13 | 3.3-V LVdefault) | 24mA (default |
| dispOut1[5] | Output | PIN_B13 | 4 | B4_N1 | PIN_B13 | 3.3-V LVdefault) | 24mA (default |
| ☑ dispOut1[4] | Output | PIN_A14 | 4 | 84_N1 | PIN_A14 | 3.3-V LVdefault) | 24mA (default |
| ☑ dispOut1[3] | Output | PIN B14 | 4 | 84 N1 | PIN B14 | 3.3-V LVdefault) | 24mA (default |
| | Output | PIN A15 | 4 | 84 N1 | PIN A15 | 3.3-V LVdefault) | 24mA (default |
| dispOut1[1] | Output | PIN_B15 | 4 | B4_N1 | PIN_B15 | 3.3-V LVdefault) | 24mA (default |
| dispOut1[0] | Output | PIN_A16 | 4 | B4_N1 | PIN_A16 | 3.3-V LVdefault) | 24mA (default |
| | Output | PIN A18 | 4 | 84 NO | PIN A18 | 3.3-V LVdefault) | 24mA (default |
| dspOut2[5] | Output | PIN B18 | 4 | 84 NO | PIN B18 | 3.3-V LVdefault) | 24mA (default) |
| dispOut2[4] dispOut2[4] | Output | PIN_A19 | 4 | B4_N0 | PIN_A19 | 3.3-V LVdefault) | 24mA (default |
| dispOut2[3] | Output | PIN_B19 | 4 | B4_N0 | PIN B19 | 3.3-V LVdefault) | 24mA (default |
| dispOut2[2] | Output | PIN_A20 | 4 | 84_N0 | PIN_A20 | 3.3-V LVdefault) | 24mA (default |
| □ dspOut2[1] | Output | PIN B20 | 4 | 84 NO | PIN B20 | 3.3-V LVdefault) | 24mA (default |
| dispOut2[1] dispOut2[0] | Output | PIN E21 | 5 | B5 N0 | PIN E21 | 3.3-V LVdefault) | 24mA (default |
| dispOut3[6] | Output | PIN K21 | 5 | 85 N1 | PIN K21 | 3,3-V LVdefault) | 24mA (default |
| ② dispOut3[5] | Output | PIN_K22 | 5 | B5_N1 | PIN_K22 | 3,3-V LVdefault) | 24mA (default |
| dspOut3[4] | Output | PIN J19 | 5 | 85 N1 | PIN J19 | 3.3-V LVdefault) | 24mA (default |
| | Output | PIN J20 | 5 | B5 N1 | PIN J20 | 3.3-V LVdefault) | 24mA (default |
| dispOut3[3] | Output | PIN J18 | 5 | B5 N1 | PIN 318 | 3.3-V LVdefault) | 24mA (default |
| dispOut3[2] dispOut3[1] | Output | PIN_K20 | 5 | B5_N1 | PBN_K20 | 3.3-V LVdefault) | 24mA (default |
| dispOut3[1] dispOut3[0] | Output | PIN_L19 | 5 | B5_N1 | PIN_L19 | 3.3-V LVdefault) | 24mA (default |
| gTClock | Output | PIN D22 | 5 | B5 N0 | PIN D22 | 3.3-V LVdefault) | 24mA (default |
| ⇒ grotock ⇒ g0 | Output | PIN_R20 | 6 | 86 NO | PIN R20 | 3.3-V LVdefault) | 24mA (default |
| D q0 D q0A | Output | PIN_U22 | 6 | B6_N1 | PIN_U22 | 3.3-V LVdefault) | 24mA (default |
| ⇒ q0_chip | Input | PIN_321 | 5 | B5_N1 | PIN_022 PIN_321 | 3.3-V LVdefault) | 24mA (default |
| 2 q0_0 ap 2 q1 | Output | PIN R19 | 6 | 86 NO | PIN R19 | 3.3-V LVdefault) | 24mA (default |
| ⊋ q1A | Output | | 6 | | | 3.3-V LVdefault) | 24mA (default |
| ≥ q1A ≥ q1 chio | Input | PIN_U21 | 5 | B6_N1 | PIN_U21 | 3.3-V LVdefault) | 24mA (default |
| 2≻ q1_cmp 2≥ q2 | Output | PIN_G22 PIN_U19 | 6 | B5_N1 B6_N1 | PIN_G22 PIN_U19 | 3.3-V LVdefault) | 24mA (default |
| 2≯ q2 2≯ q2A | Output | PIN_V22 | 6 | B6_N1 | PIN_V22 | 3.3-V LVdefault) | 24mA (default |
| D qZA D q2 chip | | | 5 | | | 3.3-V LVdefault) | 24mA (default |
| # q2_cnp | Input | PIN_F22 | | B5_N0 | PIN_F22 | 3.3-V LVdefault) | |
| □ | Output | PIN_Y19 | 6 | B6_N1 | PIN_Y19 | | 24mA (default) |
| | Output | PIN_V21 | 5 | B6_N1 | PIN_V21 | 3.3-V LVdefault) 3.3-V LVdefault) | 24mA (default) 24mA (default) |
| | | PIN_F21 | 6 | B5_N0 | PIN_F21 | 3.3-V LVdefault) | |
| ⊅ q4 | Output | PIN_T18 | | B6_N1 | PIN_T18 | | 24mA (default |
| ≥ r1 | Input | PIN_L21 | 5 | B5_N1 | PIN_L21 | 3.3-V LVdefault) | 24mA (default |
| ≥ r2 | Input | PIN_M22 | 6 | B6_N0 | PIN_M22 | 3.3-V LVdefault) | 24mA (default |
| ≥ r3 | Input | PIN_V12 | 7 | B7_N1 | PIN_V12 | 3.3-V LVdefault) | 24mA (default |
| № r4 | Input | PIN_W12 | 7 | 87_N1 | PIN_W12 | 3.3-V LVdefault) | 24mA (default |
| № r5 | Input | PIN_U12 | 8 | 88_N0 | PIN_U12 | 3.3-V LVdefault) | 24mA (default |
| № r6 | Input | PIN_U11 | 8 | B8_N0 | PIN_U11 | 3.3-V LVdefault) | 24mA (default |
| № 17 | Input | PIN_M2 | 1 | B1_N0 | PIN_M2 | 3.3-V LVdefault) | 24mA (default |
| | Input | PIN_L22 | 5 | B5_N1 | PIN_L22 | 3.3-V LVdefault) | 24mA (default |
| □ resetOut □ | Output | PIN E22 | 5 | B5_N0 | PIN E22 | 3.3-V LVdefault) | 24mA (default |

Figure 4.3: List of pin assignments

The three 10-Segement Bar Graph Arrays were used to visually represent the seven bit tower registers. Each anode pin was connected serially to a $1k\Omega$ resistor, and each cathode pin was grounded. The diagram of the component is below:




Figure 4.4: Top, side and front view of 10-segment LED array with diodes and pin assignments labeled.

5 Test Plan

5.1 Game Controller Module

Before we implement anything onto the DE1 board, we need to ensure that our codes first works in Bughunter, and then in the Quartus environment. However, we found out that we could not verify the schematics modules from the Quartus so our test plan is to first test the game control and ring mover modules.

In the game control module, we need to test the following conditions:

- If the user selects multiple choices for the number of rings they want, then the state machine goes to the error state.
- If user selects only one ring switch, then the state machine moves to the next state.
- At a waiting state, the module waits for a done signal and only moves on to the next state when the done signal arrives.
- If the user presses one button then the machine should stay in the same state if the user continues to press the same button. This is to prevent bouncing errors.
- If the user presses one button, and then presses a different one, then the machine should output enable and wait for a done signal.

5.2 Ring Mover Module

The ring mover called instances of Quartus built in comparator, adder and subtracter, which restricted our ability to model the device in Bughunter. However, we were still able to model the initialization of the rings and the databus. We tested all different possible initializations, which at this point are actually limited to only one active input since the game control module wont begin initialization if there are multiple active inputs. We also exhaustively tested moving information from the tower registers into the choice registers via the databus. Our databus test was only one directional because of the symmetry of the databus.

Beyond this point, testing the ring mover in Bughunter is impossible because it wont compile Quartus schematic capture components. To test it, we used the 18 LEDs available on the FPGA board. To check the state machine, we assigned the outputs of all the flip flops to the LEDs, slowed down the clock and observed which states were happening. Similarly, we assigned outputs of the comparator, adder and subtracter to the LEDs to check those values as well. Obviously there arent enough LEDs to test these all at the same time so wed have to different sets of assignments at a time.

The comparator, adder and subtracter were tested in exactly the same way. Here we will explain the test procedure for the comparator because values are compared before they are added and subtracted so without knowing the functionality of the comparator, we cant efficiently test the other two parts. The procedures for the other two parts can be obtained by simply replacing comparator with adder or subtracter. To test the comparator we only needed to check the simplest case, due to the symmetry of our design. We designed our game to work with any given number of rings, and because of this our design had to be symmetric. Also, at this point we have already verified that the databus is working properly because that was tested in Bughunter. This way we knew if we could get the comparator to work once, it would always work. We used the LEDs to display the two seven bit inputs, and the one seven bit output of the comparator.

The comparator inputs just followed the selected towers, which is an easy visual check. The output of the comparator is a one-hot binary representation of the smallest ring on the tower. For example, if the smallest ring was the third smallest possible ring, the output would be 001000. Essentially, it should zero out all terms except the smallest present ring.

The adder inputs just follow the second selected tower and the comparator. The output should be those two added together, and since the comparator output was essentially just one ring, the result should be the second selected tower, with one new ring.

Similarly, the subtracter inputs follow the first selected tower and the comparator. The output should be the first selected tower minus the result from the comparator. The output should just be the first selected tower, with the first ring bit zeroed out.

6 Results

6.1 Results of Game Controller

Below is an example of one set of tests completed and passed by our game controller module. The test was performed in Bughunter:




Figure 6.1: Timing diagram of tests on Game Controller Module.

First we tested the error state. We input into the system multiple active ring switches. In this case switch five and six were both active. As you can see, the system goes and stays in the error state until reset is hit. From here, we only activate switch four, and as we expect, the machine runs until it activates enable and waits for a done signal. From here, we test the effects of bouncing. We press button one multiple times and observe that the state remains unchanged. We then press a different button and observe that it waits for a done signal and returns to the normal state. From here, we can pick another pair of towers to modify and check that the four bit code outputted by the game control is correct. In this case, we pressed buttons two and three, so we expect the output to be 1011. We exhaustively checked that the other initializations worked, and that the four bit codes were always what we expected.

6.2 Results of Ring Mover

Below is the timing diagram testing the first half of the ring mover module because some parts of ring mover use schematic capture Verilog code from Quartus which does not compile in Bughunter.

First we tested staying in the reset state. We activated switch four and sent reset equal to zero. As you can see in the timing diagram, the system stays in the same state as we expected. Then the test activates enable to move on to the next state where we start loading the binary value 1 for the first four least significant bits of the tower1s register from the Bus giving a value of 0F in hexadecimal. Then we go back to normal state and turn on switch three only




Figure 6.2: Timing diagram of tests on Ring Mover Module.

to test what happens when the choice bit is 0111 is inputted. As seen in the diagram the bus value gets the initial values which is 07 in hexadecimal giving the three less significant bits in the first tower a binary value of 1 which is what we expected. Testing different choices of towers and initial rings in tower 1 we find that the test results are what we expected. However, this only confirms that the data bus is working. To test the comparator, adder and subtracter we had to implement the design through Quartus.

We first tested the comparator because it outputs to the adder and subtracter. The comparator inputs should follow the tower registers that were picked, and by assigning those values to LEDs, we could compare them to the tower's LED display and confirm that it wasn't working. After some debugging and fixing typos the comparator was following the towers, and was outputting the one-hot code.

Then we tested the adder and subtractor, in the same exact way we tested the comparator. The adder should produce what the second choice should look like after the ring has been added, and the subtractor should produce what the first choice should look like after the ring has been removed. After a long series of debugging and fixing, we got the adder and subtractor working.

6.3 Results of Tower of Hanoi

After testing each part individually, we integrated the system together using the Quartus environment and just played the game exhaustively.

7 Error Analysis

One error in this project is our extra feature. The game counter does not count the time in order. For example, in first ten seconds, it counts as 0, 1, 2, 3, 4, 7, 9

instead of supposedly 0, 1, 2, 3, 4, 5, 6, 7, 8, 9 and in the following, it counts as 11, 12, 13, 14, 17, 18, 29, which is not in order. We think maybe the problem has to do with some simple mistakes, like the logic equations for the D-flip flops are wrong, or a design problem. We think maybe for the tenth digit and hundredth digit on the hex display, we need to clock in with an AND gate of the combination of input clock and the output from the unit digit module. For the hundredth digit, we need to use AND gate for the input clock, tenth clock, and hundredth clock. Since we do not have these and gates to control the clock for each module, maybe the time counter will be out of order.

8 Reasons for Incomplete Project

We did not manage to finish the extra feature, game counter due to the time constraints. We tried to fix it by negating the data from the GAL chip since first we observed the negated hex display. However, after doing so, we noticed that it skips some digit, like 5 and 9. Then, we tried to add the AND gate to each clock with the data from the GAL chip. However, it still does not help. We ended up running out of time and were unable to complete the game counter. However, we still incorporated the GAL chip in our design.

9 Summary

Out of all the game projects, we chose to design and implement towers of Hanoi. We planned to design a seven ring game, meaning that user could choose the number of rings from one to seven. Also, we decided to use LED display to visualize the rings to the users. As an extra feature, we put GAL chip onto the DE1 board and make it a counter. Under our test plan, it splits into both the software and hardware sides. On the software side, we need to test the game control and ring mover on the bughunter pro. Then, we test all of the codes under the Quartus. Next, we assign the pins in a way that we could determine which states both the game control and ring mover are in. We managed to catch several hundred errors when implementing our test plan. However, we did not have time to fix the game counter as an extra feature, implemented by the GAL chip.

10 Conclusion

For this lab we designed and implemented a virtual game of Tower of Hanoi on the DE1 board using essentially two modules containing both sequential and combinational logic. We also attempted to implement a counter on the GAL chip in order to display a game timer on the hexadecimal display. Using Verilog we tested the code separately and then put it all together in one big top module and programmed it into the DE1 board with Quartus. After exhaustively testing different cases for our game functions we found out our system does exactly what it expected to. One error that we encountered was on the timer because

it would not count correctly and due to time constraints we could not debug and correct Verilog code. This did not affect the functionality of our game just inconvenient for serious competitive gamers.

11 Appendix

```
coups: [6:0] dispoint, dispoint; dis
```

Figure 11.1: Verilog code for Top Module.

Figure 11.2: Verilog code for Game Control pt. 1

 $17 \text{ of } 24 \\ \text{EE } 271 \text{ Lab } 4$

```
and 16 (a2 2, 0, 3, 0, 2, 1, a), n), nieset, done),
and 16 (a2 2, 0, 3, 0, 2, 1, a), n), nieset, done),
and 16 (a2 2, 0, 3, 0, 2, 1, a), n), nieset, done),
and 16 (a2 2, 0, 3, 0, 2, 1, a), n), nieset, done),
and 16 (a2 2, 0, 3, 0, 2, 1, a), n), nieset, done),
and 17 (a2 2, 0, 3, 0, 2, 1, a), n), nieset, done),
and 18 (a1 0, no2), a2 1, a2 2, a2 3, a2 4, a2 5, a2 6, a2 7, a2 8, a2 10, a2 11, a2 12, a2 13, a2 14, a2 15, a2 16, a2 17, a2 18, a2 20, a2 24, a2 23, a2 24, a2 28, a2 28),

//as
and and 16 (a1 0, no2), a2, no1, no), nieset, niese),
and 16 (a1 1, no2), a2, no1, no), nieset, niese),
and 16 (a1 1, no2), a2, no1, no), nieset, niese),
and 16 (a1 1, no2), a2, no1, no), nieset, niese),
and 16 (a1 1, no2), a2, no1, no), nieset, niese),
and 16 (a1 1, no2), a2, no1, no), nieset, niese),
and 16 (a1 1, no2), a2, no1, no), nieset, niese),
and 16 (a1 1, no2), a2, no1, no), nieset, niese),
and 16 (a1 1, no2), a2, no1, no), nieset, niese),
and 16 (a1 1, no2), a2, no1, no), nieset, niese),
and 16 (a1 1, no2), a2, no1, no), nieset, niese),
and 16 (a1 1, no2), a2, no1, no), nieset, niese),
and 16 (a1 1, no2), a2, no1, no), nieset, niese),
and 16 (a1 1, no2), a2, no1, no), nieset, niese),
and 16 (a1 1, no2), a2, no1, no), nieset, niese),
and 16 (a1 1, no2), a2, no1, no), nieset, niese),
and 16 (a1 1, no2), a2, no1, no), nieset, niese),
and 16 (a1 1, no2), a2, no1, no), nieset, niese),
and 16 (a1 1, no2), a2, no1, no), nieset, niese),
and 17 (a1 1, no2), a2, no1, no), nieset, niese),
and 18 (a1 1, no2), a2, no1, no), nieset, niese),
and 18 (a1 1, no2), a2, no1, no), nieset, niese),
and 18 (a1 1, no2), a2, no1, no), nieset, niese),
and 18 (a1 1, no2), a2, no1, no), nieset, niese),
and 18 (a1 1, no2), a2, no1, no), nieset, niese),
and 18 (a1 1, no2), a2, no1, no), nieset, niese),
and 18 (a1 1, no2), a2, no1, no), nieset, niese),
and 18 (a1 1, no2), a2, no1, no), nieset, niese),
and 18 (a1 1, no2), a2, no1, no), nieset, niese),
and 18 (a1 1, no2), a2, no1, no), nieset, niese),
and 18 (a1 1, no2), a2, no1, no), nieset, niese),
```

Figure 11.3: Verilog code for Game Control pt. 2

```
module ringNover (outputAdd, Johr, Chile, Ch
```

Figure 11.4: Verilog code for Ring Mover pt. 1.

 $18 \ \mathrm{of} \ 24 \\ \hspace*{2.5cm} \mathrm{EE} \ 271 \ \mathrm{Lab} \ 4$

Figure 11.5: Verilog code for Ring Mover pt. 2.

```
//directions to the control of the c
```

Figure 11.6: Verilog code for Ring Mover pt. 3.

```
and antifico(seros[0], reset, -reset);
and antifico(seros[1], reset, -reset);

//partial repiarat to drive has when no drived
driveleg specializable (sebale, reset, clothe, spec, specializable);
and specializable (spec[1], reset, -reset);
specializable (spec[1], reset, -reset),
specializable
```

Figure 11.7: Verilog code for Ring Mover pt. 4.

```
and16(senErtwe_2, ned_cd_cd_ned_ned_pol);
and16(senErtwe_2, ned_cd_cd_ned_ned_l);
//colding choice 2 from bus
and and10 inhold(2), ned_cd_ned_ned_ned_l);
and10 inhold(2), ned_cd_ned_ned_l,ned);
and10 inhold(2), ned_cd_ned_l,ned_l,ned);
and10 inhold(2), ned_cd_ned_l,ned_l,ned);
and10 inhold(2), ned_cd_ned_l,ned_l,ned);
and10 inhold(2), ned_cd_ned_l,ned_l,ned);
//cupdating towers
//drive subtractor onto bus
and and10 interved_l, d_ned_ned_l,ned(l),
and13 intrved_l, d_ned_ned_l,d_ned(l),
and13 intrved_l, d_ned_l,ned_l,d_ned(l),
and13 intrved_l, d_ned_l,ned_l,d_ned(l),
and13 intrved_l, d_ned_l,ned_l,d_ned(l),
and13 intrved_l,d_ned_l,d_ned_l,d_ned(l),
and13 intrved_l,d_ned_l,d_ned_l,d_ned(l),
and14 intrud_l,d_ned_l,d_ned_l,d_ned_l,d_ned(l),
and15 intrud_l,d_ned_l,d_ned_l,d_ned_l,d_ned(l),
and15 intrud_l,d_ned_l,d_ned_l,d_ned_l,d_ned(l),
and15 intrud_l,d_ned_l,d_ned_l,d_ned_l,d_ned(l),
and15 intrud_l,d_ned_l,d_ned_l,d_ned_l,d_ned(l),
and15 intrud_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,
and15 intrud_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,d_ned_l,
```

Figure 11.8: Verilog code for Ring Mover pt. 5.

 $20 \ \mathrm{of} \ 24$ EE 271 Lab 4

```
//combining baids and drives
and antil drives [0, firstDrive, -ch] [0, ch] [1)]
and antil drives [0, firstDrive, -ch] [0, ch] [1)]
and [16 (drives [0, firstDrive, ch] [0, -ch] [1)],
and [16 (drives [1, secDrive, ch] [0, ch] [1]),
and [17 (drives [1, secDrive, -ch] [0, ch] [1]),
and [17 (drives [1, secDrive, ch] [0, ch] [1]),
and [18 (drives [1, secDrive, ch] [0, ch] [1]),
and [18 (drives [1, secDrive, ch] [0, ch] [1]),
and [18 (drives [1, secDrive, ch] [0, ch] [1]),
and [18 (drives [1, secDrive, ch] [1]),
artification [18], baid [1, shill [18]], initial [18]),
artification [18], baid [1, shill [18]], initial [18],
artification [18], baid [1, shill [18]], initial [18],
artification [18], baid [1, shill [18]], initial [18],
artification [18], baid [1, shill [18]],
artification [18], drives [1, shill [18]],
artification [18], drives [1, shill [18]],
artification [18], drives [18],
artification [18],
artif
```

Figure 11.9: Verilog code for Ring Mover pt. 6.

```
sodule comparatorTop(valid, odur, cl.cl);
input [6:0] cl. c2;
coutput valid
output [6:0] ch.c2;
output valid
output [6:0] chus;
wire [6:0] seven, six, five, four, three, two, one;
or ordev(seven[6], cl[1], -cl[1]);
or ordsx(six[6], cl[1], -cl[1]);
or ordsx(six[6], cl[1], -cl[1]);
or orfox(cout[3], cl[1], -cl[1]);
or orfox(cout[3], cl[1], -cl[1]);
or orfox(cout[0], cl[1], -cl[1]);
or orfox(cout[0], cl[1], -cl[1]);
and andsvel(seven[0], -cl[1], -cl[1]);
```

Figure 11.10: Verilog code for Comparator pt. 1.

 $21 \text{ of } 24 \\ \hspace*{2.5cm} \text{EE } 271 \text{ Lab } 4$

```
and antivol(we(#),clill,=clill);
and antivol(we(#),clill,=clill);
and antivol(we(#),clil,=clill);
and antivol(we(#),clil,=clill);
and antivol(we(#),clil,=clill);
and antivol(we(#),clil,=clill);
and antivol(we(#),clil,=clil);
antivol(we(#),clil,=clill);
antivol(we(#),clill,=clill);
antivol(we(#),clill,=clill);
antivol(we(#),clill,=clill);
antivol(we(#),c
```

Figure 11.11: Verilog code for Comparator pt. 2.

Figure 11.12: Verilog code for adder pt. 1.

```
defparam

parallel_add_component.mav_mabtract = "NO",

parallel_add_component.pipeline = 0,

parallel_add_component.pipeline = 0,

parallel_add_component.enult_alignment = "LOB",

parallel_add_component.maine = 0,

parallel_add_component.width = 7,

parallel_ad
```

Figure 11.13: Verilog code for adder pt. 2.

```
module ploreg(empry,dispours, inits,theBUS;reset,clock, hold,loadinit,drive);
output enpry;
output (est)) dispours;
input (est) dispours;
input hold;
input hold;
input hold;
input hold;
input hold;
input test;
input fact;
```

Figure 11.14: Verilog code for parallel register pt. 1.

```
| Interest | Interest
```

Figure 11.15: Verilog code for parallel register pt. 2.

 $23 \ \mathrm{of} \ 24$ EE 271 Lab 4

```
module choixedeq(q, theBUS, reset, clock, hold);

coutput (6:0) q:
input (6:0) q:
input (6:0) theBUS;

//for DFT0
and and (hold), q(0), hold),
and (prailino), theBUS(), hold);
and and (hold), q(0), hold),
and (prailino), theBUS(), hold);
and and (hold), q(1), hold),
and spatialino, theBUS(), hold);
and and (hold), q(1), hold),
and spatialin), theBUS(1), hold);
and spatialin), prailinin);

//for DFT1
and and and (hold), q(3), hold),
and spatialin), prailinin);

//for DFT2
and and spatialin), theBUS(1), hold);
and spatialin), prailinin);

//for DFT3
and and (hold), q(3), hold),
and (prailinin), prailinin);

//for DFT4
and and (hold), q(4), hold),
and (prailinin), prailinin);

//for DFT4
and and (hold), q(4), hold),
and (prailinin), prailinin);

//for DFT5
and and (hold), q(4), hold),
and (prailinin), prailinin);

//for DFT6
and and (hold), q(4), hold),
and and (hold), q(5), hold),
and (prailinin), prailinin);

//for DFT6
and and (hold), q(6), hold),
and and (hold), prailinin);

//DFT(q(4), hold), and (hold), reset),
DFT(q(4), hold), and (hold), reset),
DFT(q(4), hold), and (hold), reset),
DFT(q(4), nd), dd, clock, reset),
DFT(q(4), nd, dd, clock, reset),
```

Figure 11.16: Verilog code for choice register

Figure 11.17: Timing diagram of tests on timer clock.

```
podule playing-lock (polenk, icion, reser);

cuspus plook; //s PERFOT 1 He clock
input illouk, reset; ///selfs internal clock
reg (15:0) these; // system timebase
reg plook;
always@(posegs illook) begin
if (reset) begin
ond clab begin
these <- these 1 'bi;
end
plook <- these 1 'bi;
end
endecodule
```

Figure 11.18: Timing diagram of tests on game clock.

```
module DFF_awezome(q, qBar, D, clk, rst);
imput D, clk, rst;
output q, qBar;
reg q;
not ni (qBar, q);
always@ Eposedge rst or posedge clk)
begin
if(rst)
q = 0;
clse
q = D;
end
```

Figure 11.19: Verilog code for flip flop.