Masking Floating-Point Number Multiplication and Addition of Falcon

Keng-Yu Chen, Jiun-Peng Chen

October 16th, 2024

IACR Transactions on Cryptographic Hardware and Embedded Systems
ISSN 2569-2925, Vol. 2024, No. 2, pp. 276–303.

DOI:10.46586/tches.v2024.i2.276-303

Masking Floating-Point Number Multiplication and Addition of Falcon

First- and Higher-order Implementations and Evaluations

Keng-Yu Chen¹ and Jiun-Peng Chen^{1,2}

¹ National Taiwan University, Taipei, Taiwan, r11921066@ntu.edu.tw
² Academia Sinica, Taipei, Taiwan, jpchen@ieee.org

Acceptted by Cryptographic Hardware and Embedded Systems (CHES) 2024

Table of Contents

- Introduction
- Preliminaries
- Masked Floating-Point Number Multiplication and Addition
- Evaluation and Implementation
- Conclusion

Table of Contents

- Introduction
- 2 Preliminaries
- Masked Floating-Point Number Multiplication and Addition
- 4 Evaluation and Implementation
- Conclusion

Introduction

 To defend the potential threat from large-scale quantum computers, the US National Institute of Standards and Technology (NIST) initiated standardization process for post-quantum cryptography in 2016.

Introduction

- To defend the potential threat from large-scale quantum computers, the US National Institute of Standards and Technology (NIST) initiated standardization process for post-quantum cryptography in 2016.
- In 2022, four selected algorithms CRYSTALS-Kyber, CRYSTALS-Dilithium, FALCON, and SPHINCS+ were expected to be part of NIST's post-quantum cryptographic standards.

Theoretical and Real-World Security

In theory, these algorithms can base their security on problems that are considered still hard given the advantage of quantum computing.

Theoretical and Real-World Security

In theory, these algorithms can base their security on problems that are considered still hard given the advantage of quantum computing.

- O CRYSTALS-Kyber: Module Learning With Errors (MLWE)
- CRYSTALS-Dilithium: Module Short Integer Solution (MSIS)
- § FALCON: NTRU Problem and SIS on NTRU lattices
- SPHINCS+: Security of the used hash function families

Theoretical and Real-World Security

In theory, these algorithms can base their security on problems that are considered still hard given the advantage of quantum computing.

- O CRYSTALS-Kyber: Module Learning With Errors (MLWE)
- CRYSTALS-Dilithium: Module Short Integer Solution (MSIS)
- SALCON: NTRU Problem and SIS on NTRU lattices
- SPHINCS+: Security of the used hash function families

In practice, the implementations of these algorithms need side-channel countermeasure, and there exist attacks on FALCON that have not been addressed (until our paper).

Attacks on FALCON




Figure: A graphical overview of FALCON.Sign.

	Attack	Countermeasure
Pre-image Vector Computation		
Gaussian Sampler over Lattices	[Gue+22; Zha+23]	[Gue+22; Zha+23]

Attacks on FALCON




Figure: A graphical overview of FALCON.Sign.

	Attack	Countermeasure
Pre-image Vector Computation		[This Paper]
Gaussian Sampler over Lattices	[Gue+22; Zha+23]	[Gue+22; Zha+23]

Throughout the presentation, we assume

Keng-Yu Chen, Jiun-Peng Chen Masking FALCON October 1

8 / 67

Throughout the presentation, we assume

• For a variable x, the jth bit of x is written as $x^{(j)}$.

Throughout the presentation, we assume

- For a variable x, the *j*th bit of x is written as $x^{(j)}$.
- The *i*th bit to *j*th bit $(j \ge i)$ of x is represented by $x^{[j:i]}$.

Throughout the presentation, we assume

- For a variable x, the jth bit of x is written as $x^{(j)}$.
- The *i*th bit to *j*th bit $(j \ge i)$ of x is represented by $x^{[j:i]}$.
- A sequence of n variables (x_1, x_2, \dots, x_n) (e.g. shares of variable x) is written as $(x_i)_{1 \le i \le n}$, or simply (x_i) .

Throughout the presentation, we assume

- For a variable x, the jth bit of x is written as $x^{(j)}$.
- The *i*th bit to *j*th bit $(j \ge i)$ of x is represented by $x^{[j:i]}$.
- A sequence of n variables (x_1, x_2, \dots, x_n) (e.g. shares of variable x) is written as $(x_i)_{1 \le i \le n}$, or simply (x_i) .
- For a proposition P, $\llbracket P \rrbracket = 1$ if and only if P is true and 0 if otherwise.

Table of Contents

- Introduction
- Preliminaries
 - FALCON
 - Floating-Point Number Arithmetic
 - Power Analysis and Masking
- Masked Floating-Point Number Multiplication and Addition
- Evaluation and Implementation
- Conclusion

Table of Contents

- Introduction
- Preliminaries
 - FALCON
 - Floating-Point Number Arithmetic
 - Power Analysis and Masking
- Masked Floating-Point Number Multiplication and Addition
- Evaluation and Implementation
- Conclusion

- A NIST-standardized digital signature
- Use the Gentry-Peikert-Vaikuntanathan (GPV) framework [GPV08] with NTRU lattices

KeyGen

Public Key: $\mathbf{A} \in \mathbb{Z}_q^{N imes M}$

Secret Key: Short $\mathbf{B} \in \mathbb{Z}_q^{M \times M}$

 $\mathbf{B}\mathbf{A}^T = \mathbf{0} \bmod q$

Sign(m)

A short signature **s** s.t.

 $\mathbf{sA}^T = H(\mathsf{m}) \bmod q$

 $H:\{0,1\}^* \to \{0,1\}^N$

Verify(m, s)

Check

s is short

 \circ $\mathbf{sA}^T = H(\mathsf{m}) \bmod q$

KeyGen

Sign(m)

 $\mathsf{Verify}(\mathsf{m},\, \boldsymbol{s})$

Keng-Yu Chen, Jiun-Peng Chen

KeyGen

Secret Key: Short polynomials $f,g,F,G\in\mathbb{Z}[x]/(x^N+1)$ such that fG-gF=q and

$$\mathbf{B} = \left[\begin{array}{c|c} g & -f \\ \hline G & -F \end{array} \right]$$

Sign(m)

Verify(m, s)

KeyGen

Secret Key: Short polynomials $f, g, F, G \in \mathbb{Z}[x]/(x^N+1)$ such that fG - gF = q and

$$\mathbf{B} = \begin{bmatrix} g & -f \\ \hline G & -F \end{bmatrix}$$

Public Key: Polynomial $h = gf^{-1} \mod q$ and

$$\mathbf{A} = [1 \mid h]$$

Note that

$$\mathbf{B}\mathbf{A}^T = \mathbf{0} \bmod q$$

Sign(m)

Verify(m, s)

KeyGen

Secret Key: Short polynomials $f,g,F,G\in\mathbb{Z}[x]/(x^N+1)$ such that fG-gF=q and

$$\mathbf{B} = \begin{bmatrix} g & -f \\ \hline G & -F \end{bmatrix}$$

Public Key: Polynomial $h = gf^{-1} \mod q$ and

$$\mathbf{A} = [1 \mid h]$$

Note that

$$\mathbf{B}\mathbf{A}^T = \mathbf{0} \bmod q$$

Sign(m)

A short signature **s** such that $\mathbf{s}\mathbf{A}^T = H(\mathbf{r}||\mathbf{m}) \mod q$

where
$$H$$
 is a hash function and r is the random salt

Verify(m, s)

KeyGen

Secret Key: Short polynomials $f,g,F,G\in\mathbb{Z}[x]/(x^N+1)$ such that fG-gF=q and

$$\mathbf{B} = \begin{bmatrix} g & -f \\ \hline G & -F \end{bmatrix}$$

Public Key: Polynomial $h = gf^{-1} \mod q$ and

$$\mathbf{A} = [1 \mid h]$$

Note that

$$\mathbf{B}\mathbf{A}^T = \mathbf{0} \bmod q$$

Sign(m)

A short signature \mathbf{s} such that

$$\mathbf{sA}^T = H(\mathbf{r} || \mathbf{m}) \bmod q$$

where H is a hash function and r is the random salt

Check

To find such a short s, one can first

Keng-Yu Chen, Jiun-Peng Chen Masking FALCON October 16th, 2024 13 / 67

To find such a short s, one can first

• Compute H(m)

- Compute H(m)
- Find a solution **c** (not short) where $\mathbf{cA}^T = H(\mathbf{m}) \mod q$

- Compute H(m)
- Find a solution **c** (not short) where $\mathbf{c}\mathbf{A}^T = H(\mathbf{m}) \mod q$
- Compute the pre-image vector $\mathbf{t} \leftarrow \mathbf{c} \mathbf{B}^{-1}$

- Compute H(m)
- Find a solution **c** (not short) where $\mathbf{cA}^T = H(\mathbf{m}) \mod q$
- Compute the pre-image vector $\mathbf{t} \leftarrow \mathbf{c} \mathbf{B}^{-1}$
- ullet Apply the nearest plane algorithm to find an integer vector ${\bf z}$ such that $({\bf t}-{\bf z}){\bf B}$ is short.

- Compute H(m)
- Find a solution **c** (not short) where $\mathbf{cA}^T = H(\mathbf{m}) \mod q$
- Compute the pre-image vector $\mathbf{t} \leftarrow \mathbf{c} \mathbf{B}^{-1}$
- Apply the nearest plane algorithm to find an integer vector \mathbf{z} such that $(\mathbf{t} \mathbf{z})\mathbf{B}$ is short.
- $\mathbf{s} \leftarrow (\mathbf{t} \mathbf{z})\mathbf{B}$. Note that $\mathbf{s}\mathbf{A}^T = H(\mathbf{m}) \bmod q$

- Compute H(m)
- Find a solution **c** (not short) where $\mathbf{cA}^T = H(\mathbf{m}) \mod q$
- Compute the pre-image vector $\mathbf{t} \leftarrow \mathbf{c} \mathbf{B}^{-1}$
- ullet Apply the nearest plane algorithm to find an integer vector ${\bf z}$ such that $({\bf t}-{\bf z}){\bf B}$ is short.
- $\mathbf{s} \leftarrow (\mathbf{t} \mathbf{z})\mathbf{B}$. Note that $\mathbf{s}\mathbf{A}^T = H(\mathbf{m}) \bmod q$

Randomized Nearest-Plane Algorithm [GPV08]

Randomized Nearest-Plane Algorithm [GPV08]

```
Input: \mathbf{t} = \mathbf{c}\mathbf{B}^{-1}, \mathbf{B} where \mathbf{B} = \tilde{\mathbf{B}}\mathbf{U} is the Gram-Schmidt Orthogonalization, constant \sigma > 0 Output: \mathbf{z} = (z_1, z_2, \cdots, z_M)

1: for i = M to 1 do

2: t_i' \leftarrow t_i + \sum_{j>i} \mathbf{U}_{ij}(t_j - z_j)

3: \sigma_i \leftarrow \frac{\sigma}{\|\tilde{\mathbf{b}}_i\|} {\tilde{\mathbf{b}}_i is the i-th row vector of \tilde{\mathbf{B}}}

4: z_i \leftarrow \$ D_{\mathbb{Z}, \sigma_i, t_i'} {Sample a value z_i from a discrete Gaussian distribution }
```

Randomized Nearest-Plane Algorithm [GPV08]

Randomized Nearest-Plane Algorithm [GPV08]

```
Input: \mathbf{t} = \mathbf{c}\mathbf{B}^{-1}, \mathbf{B} where \mathbf{B} = \tilde{\mathbf{B}}\mathbf{U} is the Gram-Schmidt Orthogonalization, constant \sigma > 0 Output: \mathbf{z} = (z_1, z_2, \cdots, z_M)
```

- 1: **for** i = M **to** 1 **do**
- 2: $t_i' \leftarrow t_i + \sum_{j>i} \mathbf{U}_{ij}(t_j z_j)$
- 3: $\sigma_i \leftarrow \frac{\sigma}{\|\tilde{\mathbf{b}}_i\|} \quad \{\tilde{\mathbf{b}}_i \text{ is the } i\text{-th row vector of } \tilde{\mathbf{B}}\}$
- 4: $z_i \leftarrow \$ D_{\mathbb{Z},\sigma_i,t'_i}$ {Sample a value z_i from a discrete Gaussian distribution }

Lemma 4.5 in [GPV08]

If
$$\sigma \geq \|\tilde{\mathbf{B}}\| \cdot \omega(\sqrt{\log(n)}) = \max_i \|\tilde{\mathbf{b}}_i\| \cdot \omega(\sqrt{\log(n)})$$
, then $\mathbf{zB} \stackrel{\Delta}{\sim} D_{\mathcal{L}(\mathbf{B}),\sigma,\mathbf{c}}$.

Randomized Nearest-Plane Algorithm [GPV08]

Randomized Nearest-Plane Algorithm [GPV08]

Input: $\mathbf{t} = \mathbf{c}\mathbf{B}^{-1}, \mathbf{B}$ where $\mathbf{B} = \tilde{\mathbf{B}}\mathbf{U}$ is the Gram-Schmidt Orthogonalization, constant $\sigma > 0$ **Output:** $\mathbf{z} = (z_1, z_2, \cdots, z_M)$

- 1: **for** i = M **to** 1 **do**
- 2: $t_i' \leftarrow t_i + \sum_{j>i} \mathbf{U}_{ij}(t_j z_j)$
- 3: $\sigma_i \leftarrow \frac{\sigma}{\|\tilde{\mathbf{h}}_i\|} \quad \{\tilde{\mathbf{b}}_i \text{ is the } i\text{-th row vector of } \tilde{\mathbf{B}}\}$
- 4: $z_i \leftarrow D_{\mathbb{Z},\sigma_i,t'}$ {Sample a value z_i from a discrete Gaussian distribution }

Lemma 4.5 in [GPV08]

If
$$\sigma \geq \|\tilde{\mathbf{B}}\| \cdot \omega(\sqrt{\log(n)}) = \max_i \|\tilde{\mathbf{b}}_i\| \cdot \omega(\sqrt{\log(n)})$$
, then $\mathbf{zB} \stackrel{\Delta}{\sim} D_{\mathcal{L}(\mathbf{B}),\sigma,\mathbf{c}}$.

FALCON uses fast Fourier nearest plane algorithm [DP16] to further speed up.

In Falcon,

15 / 67

In Falcon,

• Short secret polynomials $f, g, F, G \in \mathbb{Z}[x]/(x^N+1)$ where

$$fG - gF = q$$
 $\mathbf{B} = \begin{bmatrix} g & -f \\ \hline G & -F \end{bmatrix}$

In Falcon,

• Short secret polynomials $f, g, F, G \in \mathbb{Z}[x]/(x^N+1)$ where

$$fG - gF = q$$
 $\mathbf{B} = \begin{bmatrix} g & -f \\ \hline G & -F \end{bmatrix}$

ullet Public polynomial $h=gf^{-1} mod q$ and $m{A}^T=\left[rac{1}{h}\right]$

In Falcon,

• Short secret polynomials $f, g, F, G \in \mathbb{Z}[x]/(x^N+1)$ where

$$fG - gF = q$$
 $\mathbf{B} = \begin{bmatrix} g & -f \\ \hline G & -F \end{bmatrix}$

- ullet Public polynomial $h=gf^{-1} mod q$ and ${f A}^T=\left[rac{1}{h}
 ight]$
- $\mathbf{c} = [c \mid 0]$, where $c = H(r \parallel m)$ for the message m and a random salt r.
- Short polynomials s_1 and s_2 where

$$s_1 + s_2 h = [s_1 \mid s_2] \mathbf{A}^T = H(r \parallel m) \mod q$$

Sign (Simplified)

Input: Message m, secret key sk, bound $\lfloor \beta^2 \rfloor$

Output: Signature sig

1: Sample salt $r \leftarrow \{0,1\}^{320}$ uniformly

2: $c \leftarrow H(r||m)$

3: Compute the pre-image vector $\mathbf{t} \leftarrow [c \mid 0] \cdot \mathbf{B}^{-1}$

4: repeat

5: $\mathbf{z} = \mathsf{ffSampling}(\mathbf{t}, \mathsf{sk})$

6: $\mathbf{s} = [s_1 \mid s_2] = (\mathbf{t} - \mathbf{z})\mathbf{B}$

7: **until** $\|\mathbf{s}\|^2 \le |\beta^2|$

8: $sig \leftarrow (r, s_2)$

Verify (Simplified)

Input: Message m, signature sig

Input: Bound $\lfloor \beta^2 \rfloor$

Output: Accept or Reject

1: $c \leftarrow H(r||m)$

2: $s_1 \leftarrow c - s_2 h \mod q$

3: **if** $||(s_1, s_2)||^2 \le \lfloor \beta^2 \rfloor$ **then**

4: Accept

5: **else**

6: Reject

Sign (Simplified)

Input: Message m, secret key sk, bound $\lfloor \beta^2 \rfloor$

Output: Signature sig

1: Sample salt $r \leftarrow \{0,1\}^{320}$ uniformly

2: $c \leftarrow H(r||m)$

3: Compute the pre-image vector $\mathbf{t} \leftarrow [c \mid 0] \cdot \mathbf{B}^{-1}$

4: repeat

5: $\mathbf{z} = \mathsf{ffSampling}(\mathbf{t}, \mathsf{sk})$

6: $\mathbf{s} = [s_1 \mid s_2] = (\mathbf{t} - \mathbf{z})\mathbf{B}$

7: **until** $\|\mathbf{s}\|^2 \le |\beta^2|$

8: $sig \leftarrow (r, s_2)$

Verify (Simplified)

Input: Message m, signature sig

Input: Bound $\lfloor \beta^2 \rfloor$

Output: Accept or Reject

1: $c \leftarrow H(r||m)$

2: $s_1 \leftarrow c - s_2 h \mod q$

3: if $||(s_1, s_2)||^2 \le |\beta^2|$ then

4: Accept

5: **else**

6: Reject

- Introduction
- Preliminaries
 - FALCON
 - Floating-Point Number Arithmetic
 - Power Analysis and Masking
- Masked Floating-Point Number Multiplication and Addition
- Evaluation and Implementation
- Conclusion

Fast-Fourier Transform

The pre-image vector computation includes polynomial multiplications

$$\mathbf{t} = \left[\begin{array}{c|c} c & 0 \end{array} \right] \cdot \mathbf{B}^{-1} = \frac{1}{a} \left[\begin{array}{c|c} c \cdot -F & c \cdot f \end{array} \right]$$

Fast-Fourier Transform

The pre-image vector computation includes polynomial multiplications

$$\mathbf{t} = \left[\begin{array}{c|c} c & 0 \end{array} \right] \cdot \mathbf{B}^{-1} = \frac{1}{q} \left[\begin{array}{c|c} c \cdot -F & c \cdot f \end{array} \right]$$

To speed up, the pre-image vector computation is performed after a Fourier transform:

$$\frac{1}{a} \left[| \mathsf{FFT}(c) \odot \mathsf{FFT}(-F) | | \mathsf{FFT}(c) \odot \mathsf{FFT}(f) | \right]$$

Fast-Fourier Transform

The pre-image vector computation includes polynomial multiplications

$$\mathbf{t} = \left[\begin{array}{c|c} c & 0 \end{array} \right] \cdot \mathbf{B}^{-1} = \frac{1}{q} \left[\begin{array}{c|c} c \cdot -F & c \cdot f \end{array} \right]$$

To speed up, the pre-image vector computation is performed after a Fourier transform:

$$\frac{1}{a} \left[| \mathsf{FFT}(c) \odot \mathsf{FFT}(-F) | | \mathsf{FFT}(c) \odot \mathsf{FFT}(f) | \right]$$

Therefore, the pre-image vector computation is essentially coefficient-wise complex number multiplications.

Floating-Point Number

A complex number is represented by two 64-bit floating-point numbers (FPNs). An FPN is composed of sign bit s, exponent e, and mantissa \tilde{m}



Figure: A 64-bit Floating-Point Number

The value is
$$(-1)^s \cdot 2^{e-1023} \cdot \underbrace{(1+\tilde{m}\cdot 2^{-52})}_{\times 2^{52}=m}$$

For convenience, we may use (s, e, m) to represent an FPN.

FPN multiplication (FprMuI) is proceeded by

FPN addition (FprAdd) is proceeded by

20 / 67

FPN multiplication (FprMul) is proceeded by

Sign bit XOR

FPN multiplication (FprMul) is proceeded by

- Sign bit XOR
- Exponent Addition

FPN multiplication (FprMul) is proceeded by

- Sign bit XOR
- Exponent Addition
- Mantissa Multiplication

FPN multiplication (FprMul) is proceeded by

- Sign bit XOR
- Exponent Addition
- Mantissa Multiplication
- Right-shifting the mantissa

FPN multiplication (FprMul) is proceeded by

- Sign bit XOR
- Exponent Addition
- Mantissa Multiplication
- Right-shifting the mantissa
- Packing and rounding (FPR)

FPN multiplication (FprMul) is proceeded by

- Sign bit XOR
- Exponent Addition
- Mantissa Multiplication
- Right-shifting the mantissa
- Packing and rounding (FPR)

FPN addition (FprAdd) is proceeded by

• Making the first operand \geq the second

FPN multiplication (FprMul) is proceeded by

- Sign bit XOR
- Exponent Addition
- Mantissa Multiplication
- Right-shifting the mantissa
- Packing and rounding (FPR)

- lacktriangle Making the first operand \geq the second
- Right-shifting the second operand

FPN multiplication (FprMul) is proceeded by

- Sign bit XOR
- Exponent Addition
- Mantissa Multiplication
- Right-shifting the mantissa
- Packing and rounding (FPR)

- lacktriangle Making the first operand \geq the second
- Right-shifting the second operand
- Mantissa Addition / Subtraction

FPN multiplication (FprMul) is proceeded by

- Sign bit XOR
- Exponent Addition
- Mantissa Multiplication
- Right-shifting the mantissa
- Packing and rounding (FPR)

- lacktriangle Making the first operand \geq the second
- Right-shifting the second operand
- Mantissa Addition / Subtraction
- Normalizing the result

FPN multiplication (FprMul) is proceeded by

- Sign bit XOR
- Exponent Addition
- Mantissa Multiplication
- Right-shifting the mantissa
- Packing and rounding (FPR)

- lacktriangle Making the first operand \geq the second
- Right-shifting the second operand
- Mantissa Addition / Subtraction
- Normalizing the result
- Packing and rounding (FPR)

Sticky Bit

In floating-point arithmetic, when shifted right, the mantissa maintains a sticky bit

$$100100100 \gg 4
ightarrow 1001$$
 $\underbrace{1}_{ ext{Sticky}}$

It indicates whether there exists any 1 after the least significant bit. In the above example,

sticky bit =
$$0 \lor [(0100) \neq 0] = [(00100) \neq 0]$$

Floating-Point Number Packing and Rounding

FPR

Input: Sign bit s, exponent e, and 55-bit mantissa z **Output:** FPN x packed by s, e, z

- 1: $e \leftarrow e + 1076$
- 2: $b \leftarrow \llbracket e < 0 \rrbracket$
- 3: $z \leftarrow z \land (b-1)$
- 4: $b \leftarrow [z \neq 0]$
- 5: $e \leftarrow e \land (-b)$
- 6: $x \leftarrow ((s \ll 63) \lor (z \gg 2)) + e \ll 52$
- 7: $f \leftarrow 0XC8 \gg z^{[3:1]}$
- 8: $x \leftarrow x + f^{(1)}$ {increment if $z^{[3:1]}$ is 011,110 or 111}
- 9: return x

Floating-Point Number Multiplication

FprMul

Input: FPN
$$x = (sx, ex, mx)$$

Input: FPN
$$y = (sy, ey, my)$$

Output: FPN product of x and y

1:
$$s \leftarrow sx \oplus sy$$

2:
$$e \leftarrow ex + ey - 2100$$

3:
$$z \leftarrow mx \times my$$

4:
$$b \leftarrow [z^{[50:1]} \neq 0]$$

5:
$$z \leftarrow z^{[106:51]} \lor b$$

6:
$$z' \leftarrow (z \gg 1) \lor z^{(1)}$$

7:
$$w \leftarrow z^{(106)}$$

8:
$$z \leftarrow z \oplus (z \oplus z') \wedge (-w)$$

9:
$$e \leftarrow e + w$$

10:
$$bx \leftarrow [ex \neq 0], by \leftarrow [ey \neq 0]$$

11:
$$b \leftarrow bx \land by$$

12:
$$z \leftarrow z \wedge (-b)$$

13: **return**
$$FPR(s, e, z)$$

Floating-Point Number Addition

FprAdd

```
Input: FPNs x and y
                                                                   8: c \leftarrow ex - ey
                                                                   9: b \leftarrow [c < 60]
Output: FPN sum of x and y
1: d \leftarrow x^{[63:1]} - v^{[63:1]}
                                                                  10: my \leftarrow my \land (-b)
2: cs \leftarrow d^{(64)} \vee ((1-(-d)^{(64)}) \wedge x^{(64)})
                                                                  11: my \leftarrow (my \gg c) \vee \lceil my^{[c:1]} \neq 0 \rceil
 3: m \leftarrow (x \oplus y) \land (-cs)
                                                                  12: s \leftarrow sx \oplus sv
 4: x \leftarrow x \oplus m, y \leftarrow y \oplus m
                                                                  13: z \leftarrow mx + (-1)^s my
                                                                  14: Normalize z, ex to make z \in [2^{63}, 2^{64})
 5: Extract (sx, ex, mx) and (sy, ey, my)
                                                                  15: z \leftarrow (z \gg 9) \vee [z^{[9:1]} \neq 0]
     from x, v, respectively.
 6: mx \leftarrow mx \ll 3, my \leftarrow my \ll 3
                                                                  16: ex \leftarrow ex + 9
 7: ex \leftarrow ex - 1078, ev \leftarrow ev - 1078
                                                                  17: return FPR(sx, ex, z)
```

- Introduction
- Preliminaries
 - FALCON
 - Floating-Point Number Arithmetic
 - Power Analysis and Masking
- Masked Floating-Point Number Multiplication and Addition
- 4 Evaluation and Implementation
- Conclusion

- Introduction
- Preliminaries
- Masked Floating-Point Number Multiplication and Addition
 - Overview of Our Approach
 - SecNonzero
 - SecFprUrsh
 - SecFprNorm64
- 4 Evaluation and Implementation
- Conclusion

- Introduction
- 2 Preliminaries
- Masked Floating-Point Number Multiplication and Addition
 - Overview of Our Approach
 - SecNonzero
 - SecFprUrsh
 - SecFprNorm64
- 4 Evaluation and Implementation
- Conclusion

- Introduction
- 2 Preliminaries
- Masked Floating-Point Number Multiplication and Addition
 - Overview of Our Approach
 - SecNonzero
 - SecFprUrsh
 - SecFprNorm64
- 4 Evaluation and Implementation
- Conclusion

- Introduction
- 2 Preliminaries
- Masked Floating-Point Number Multiplication and Addition
 - Overview of Our Approach
 - SecNonzero
 - SecFprUrsh
 - SecFprNorm64
- 4 Evaluation and Implementation
- Conclusion

41 / 67

- Introduction
- 2 Preliminaries
- Masked Floating-Point Number Multiplication and Addition
 - Overview of Our Approach
 - SecNonzero
 - SecFprUrsh
 - SecFprNorm64
- 4 Evaluation and Implementation
- Conclusion

- Introduction
- 2 Preliminaries
- Masked Floating-Point Number Multiplication and Addition
- Evaluation and Implementation
 - Security
 - Performance
- Conclusion

- Introduction
- 2 Preliminaries
- Masked Floating-Point Number Multiplication and Addition
- Evaluation and Implementation
 - Security
 - Performance
- Conclusion

- Introduction
- 2 Preliminaries
- Masked Floating-Point Number Multiplication and Addition
- Evaluation and Implementation
 - Security
 - Performance
- Conclusion

- Introduction
- 2 Preliminaries
- Masked Floating-Point Number Multiplication and Addition
- Evaluation and Implementation
- Conclusion

Reference I

- [ISW03] Yuval Ishai, Amit Sahai, and David Wagner. "Private Circuits: Securing Hardware against Probing Attacks".
 In: CRYPTO 2003. Ed. by Dan Boneh. Vol. 2729. LNCS. Springer, Heidelberg, Aug. 2003, pp. 463–481.
 DOI: 10.1007/978-3-540-45146-4 27.
- [GPV08] Craig Gentry, Chris Peikert, and Vinod Vaikuntanathan. "Trapdoors for hard lattices and new cryptographic constructions". In: 40th ACM STOC. Ed. by Richard E. Ladner and Cynthia Dwork. ACM Press, May 2008, pp. 197–206. DOI: 10.1145/1374376.1374407.
- [Ber+10] Guido Bertoni et al. "Building power analysis resistant implementations of Keccak". In: Second SHA-3 candidate conference. Vol. 142. Citeseer. 2010.
- [GJR+11] Benjamin Jun Gilbert Goodwill, Josh Jaffe, Pankaj Rohatgi, et al. "A testing methodology for side-channel resistance validation". In: NIST non-invasive attack testing workshop. Vol. 7. 2011, pp. 115–136.
- [Bel+13] Sonia Belaïd et al. "Differential power analysis of HMAC SHA-2 in the Hamming weight model". In: 2013 International Conference on Security and Cryptography (SECRYPT). 2013, pp. 1–12.
- [Cor+15] Jean-Sébastien Coron et al. "Conversion from Arithmetic to Boolean Masking with Logarithmic Complexity". In: FSE 2015. Ed. by Gregor Leander. Vol. 9054. LNCS. Springer, Heidelberg, Mar. 2015, pp. 130–149. DOI: 10.1007/978-3-662-48116-5_7.
- [Bar+16] Gilles Barthe et al. "Strong Non-Interference and Type-Directed Higher-Order Masking". In: ACM CCS 2016. Ed. by Edgar R. Weippl et al. ACM Press, Oct. 2016, pp. 116–129. DOI: 10.1145/2976749.2978427.

Reference II

- [DP16] Léo Ducas and Thomas Prest. "Fast fourier orthogonalization". In: *Proceedings of the ACM on International Symposium on Symbolic and Algebraic Computation*. 2016, pp. 191–198.
- [Din+17] A. Adam Ding et al. "Towards Sound and Optimal Leakage Detection Procedure". In: Smart Card Research and Advanced Applications 16th International Conference, CARDIS 2017, Lugano, Switzerland, November 13-15, 2017, Revised Selected Papers. Ed. by Thomas Eisenbarth and Yannick Teglia. Vol. 10728. Lecture Notes in Computer Science. Springer, 2017, pp. 105-122. DOI: 10.1007/978-3-319-75208-2_7. URL: https://doi.org/10.1007/978-3-319-75208-2_5C_7.
- [Bar+18] Gilles Barthe et al. "Masking the GLP Lattice-Based Signature Scheme at Any Order". In: EUROCRYPT 2018, Part II. Ed. by Jesper Buus Nielsen and Vincent Rijmen. Vol. 10821. LNCS. Springer, Heidelberg, Apr. 2018, pp. 354–384. DOI: 10.1007/978-3-319-78375-8_12.
- [BCZ18] Luk Bettale, Jean-Sébastien Coron, and Rina Zeitoun. "Improved High-Order Conversion From Boolean to Arithmetic Masking". In: IACR TCHES 2018.2 (2018). https://tches.iacr.org/index.php/TCHES/article/view/873, pp. 22-45. ISSN: 2569-2925. DOI: 10.13154/tches.v2018.i2.22-45.
- [Mig+19] Vincent Migliore et al. "Masking Dilithium Efficient Implementation and Side-Channel Evaluation". In: ACNS 19. Ed. by Robert H. Deng et al. Vol. 11464. LNCS. Springer, Heidelberg, June 2019, pp. 344–362. DOI: 10.1007/978-3-030-21568-2_17.

Reference III

- [Sch+19] Tobias Schneider et al. "Efficiently Masking Binomial Sampling at Arbitrary Orders for Lattice-Based Crypto". In: PKC 2019, Part II. Ed. by Dongdai Lin and Kazue Sako. Vol. 11443. LNCS. Springer, Heidelberg, Apr. 2019, pp. 534–564. DOI: 10.1007/978-3-030-17259-6_18.
- [How+20] James Howe et al. "Isochronous Gaussian Sampling: From Inception to Implementation". In: Post-Quantum Cryptography 11th International Conference, PQCrypto 2020. Ed. by Jintai Ding and Jean-Pierre Tillich. Springer, Heidelberg, 2020, pp. 53–71. DOI: 10.1007/978-3-030-44223-1_5.
- [Pre+20] Thomas Prest et al. FALCON. Tech. rep. available at https://csrc.nist.gov/projects/post-quantum-cryptography/post-quantum-cryptography-standardization/round-3-submissions. National Institute of Standards and Technology, 2020.
- [Bos+21] Joppe W. Bos et al. "Masking Kyber: First- and Higher-Order Implementations". In: IACR TCHES 2021.4 (2021). https://tches.iacr.org/index.php/TCHES/article/view/9064, pp. 173-214. ISSN: 2569-2925. DOI: 10.46586/tches.v2021.i4.173-214.
- [KA21] Emre Karabulut and Aydin Aysu. "FALCON Down: Breaking FALCON Post-Quantum Signature Scheme through Side-Channel Attacks". In: 2021 58th ACM/IEEE Design Automation Conference (DAC). 2021, pp. 691–696. DOI: 10.1109/DAC18074.2021.9586131.
- [Fri+22] Tim Fritzmann et al. "Masked Accelerators and Instruction Set Extensions for Post-Quantum Cryptography". In: IACR TCHES 2022.1 (2022), pp. 414–460. DOI: 10.46586/tches.v2022.i1.414-460.

Reference IV

- [Gue+22] Morgane Guerreau et al. "The Hidden Parallelepiped Is Back Again: Power Analysis Attacks on Falcon". In: IACR TCHES 2022.3 (2022), pp. 141–164. DOI: 10.46586/tches.v2022.i3.141–164.
- [Hei+22] Daniel Heinz et al. First-Order Masked Kyber on ARM Cortex-M4. Cryptology ePrint Archive, Report 2022/058. https://eprint.iacr.org/2022/058. 2022.
- [Zha+23] Shiduo Zhang et al. "Improved Power Analysis Attacks on Falcon". In: EUROCRYPT 2023, Part IV. Ed. by Carmit Hazay and Martijn Stam. Vol. 14007. LNCS. Springer, Heidelberg, Apr. 2023, pp. 565–595. DOI: 10.1007/978-3-031-30634-1.19.

- Oppendix Algorithms of Floating-Point Number Arithmetic
- Appendix Details of Our Design

- 6 Appendix Algorithms of Floating-Point Number Arithmetic
- 🕜 Appendix Details of Our Design
 - Simple Tricks
 - SecFPR: Secure FPR
 - SecFprMul: Secure FprMul
 - SecFprAdd: Secure FprAdd

- 6 Appendix Algorithms of Floating-Point Number Arithmetic
- 🕜 Appendix Details of Our Design
 - Simple Tricks
 - SecFPR: Secure FPR
 - SecFprMul: Secure FprMul
 - SecFprAdd: Secure FprAdd

- 6 Appendix Algorithms of Floating-Point Number Arithmetic
- 🕜 Appendix Details of Our Design
 - Simple Tricks
 - SecFPR: Secure FPR
 - SecFprMul: Secure FprMul
 - SecFprAdd: Secure FprAdd

- 6 Appendix Algorithms of Floating-Point Number Arithmetic
- 🕜 Appendix Details of Our Design
 - Simple Tricks
 - SecFPR: Secure FPR
 - SecFprMul: Secure FprMul
 - SecFprAdd: Secure FprAdd

- O Appendix Algorithms of Floating-Point Number Arithmetic
- 🕜 Appendix Details of Our Design
 - Simple Tricks
 - SecFPR: Secure FPR
 - SecFprMul: Secure FprMul
 - SecFprAdd: Secure FprAdd