## Hw #4 (5 3340,501

MIPS Instruction lui St1, Ux O3aa \$t1 = 0x0300 ori \$t1, \$t1, 0x cdef 1t1 = 0x 0300 0000 => 161 = 0x 03aacdef + 0x0000cdof andi Iti, Iti, Oxffff cafe 0x030acdet -> 0000 0011 1010 1010 1100 1101 1110 1111 cmg Ox ffffcate OIII 1111 1111 1111 1111 1111 C-0000 0011 1010 1010 1100 1000 1110 1110 3 W 0 0 8 O St1 = 0x 03 aac 8ee sll \$t1, \$t1, 4 St1 = 0x 03 aac 8ee = 0000 0011 1010 1010 1100 1000 1110 1110 shift 4 = << 4 = 0011 1010 1010 1100 1000 1110 1110 0000 3 a a 8 C e 9 0 = OxBaacbee 0 \$11 value MIPS Instruction 0x03aa Ini ItI, 0x0300

mi ps Instruction It I value

lui ItI, 0x03aa 0x03aa

ori ItI, ItI, 0xdef 0x03aacdef

curdi ItI, ItI, 0xffffafe 0x03aacdef

sll ItI, ItI, 4 0x3aac8ee0