
EE3225 Analog Integrated Circuit Analysis and Design HW3


110061217 王彥智

Part I-Cascade Amplifier

(a)



X axis: Vin(V) - Y axis: Gain(V/V)



X axis: Vin(V) - Y axis: Vout(V)

** 110061217 王彥智 hw3_a

total voltage source power dissipation= 9.2012u watts

Operating point and voltage source

- Vout = $0.499V(0.5V \pm 10mv)$
- $|A_1| = 108V/V(>100V/V)$
- Vin = 0.533V
- Vb1 = 0.9V
- $(\frac{W}{L})_{NMOS} = (\frac{W}{L})_{PMOS} = \frac{3um}{3um}$

How I design:

- Step1: designable parameters: Vin, Vb1, (W/L) of NMOS and PMOS
- Step2: gain should larger than 100:

$$|A_1| = g_{mnmos}(r_{onmos}||r_{opmos}) \approx g_{mnmos}r_{opmos}$$

$$= \frac{2I_D}{V_{in} - V_{th}} * \frac{1}{\lambda_{pmos}I_D} = \frac{2}{(V_{in} - V_{th})\lambda_{pmos}} > 100V/V$$

To increase gain, we should

- 1. Decrease Vin, and PMOS and NMOS should stay in saturation region (maintain I_d), so when decreasing Vin, we should also increase W/L of NMOS and PMOS. Also, we should consider if Vin is larger than Vth or not.
- 2. Decrease λ_{pmos} by increasing L of PMOS.
- Step3: from step2, to have a large gain, I design Vin ≈ 0.55, which is a little bit larger than Vth in this process. Also, from step2, W/L of NMOS and PMOS should be large enough and L also should be large enough to have a larger gain, so I design W/L = 3um/3um.

- Step4: Do .dc analysis to find Vb1 which make Vout = 0.5V. If there is no Vb1 that satisfy the condition, adjust Vin and do .dc analysis again. Finally, Vin = 0.533 and Vb1 = 0.9.
- Step5: check the result. Use .dc to check that gain is larger than 100. Use .op to check Vout = 0.5V and both NMOS and PMOS are in saturation region.

(b)

```
**** mosfets
```

```
subckt
element
         0:mp
                     0:mn
mode1
         0:p 18.1
                     0:n 18.1
region
         Saturation Saturation
            -5.1118u
 id
                         5.1118u
 ibs
          6.208e-22 -1.008e-21
           227.8188a -142.0151a
 i bd
         -900.0000m
                      533.0000m
 vgs
            -1.3006
                      499.4235m
 vds
 vbs
             0.
                        0.
          -476.2435m
                      340.8760m
 vth
          -368.6683m
                      173.2277m
 vdsat
         -423.7565m
                      192.1240m
 vod
            64.6455u
 beta
                      302.0019u
 gam eff
          557.0846m
                      507.4460m
            21.8546u
                       47.1123u
 gm
            52.5553n
                      392.3847n
 gds
             7.1252u
                        9.2323u
 gmb
             3.2640f
                        4.3769f
 cdtot
            57.5294f
                        59.9554f
 cgtot
            65.6636f
                       63.1053f
 cstot
            23.4601f
 cbtot
                        21.7777f
            52.6225f
                        54.1463f
 cgs
             1.0851f
 cgd
                        1.0554f
```

```
**** small-signal transfer characteristics
```

```
v(vout)/vin = -105.8835
input resistance at vin = 1.000e+20
output resistance at v(vout) = 2.2476x
```

Gain and small signal parameters

Hand calculation: I connect gate of NMOS to ground and gate of PMOS to 1.8V, so we don't need to consider body effect.

$$|A_1| = g_{mnmos}(r_{onmos}||r_{opmos}) = g_{mnmos}(\frac{1}{g_{dsnmos}}||\frac{1}{g_{dspmos}})$$

$$= \frac{g_{mnmos}}{g_{dsnmos} + g_{dspmos}} = \frac{47.1123u}{392.3847n + 52.5553n} = 105.8851$$

Check NMOS in saturation:

$$V_{qs} = 533mV > V_{th} = 340.8760mV$$

$$V_{gs} - V_{ds} = 533 mV - 392.3847 mV = 140.6153 mV < V_{th} = 340.8760 mV$$

Check PMOS in saturation:


$$\left|V_{gs}\right| = 900mV > \left|V_{th}\right| = 476.2435mV$$

$$\left|V_{gs} - V_{ds}\right| = 900mV - 1300.6mV = -400.6mV < V_{th} = 476.2435mV$$


Error:

$$\frac{105.8835 - 105.8851}{105.8851} = -1.5 * 10^{-3}\%$$

X axis: Vin(V) - Y axis: gain(V/V)



X axis: Vin(V) - Y axis: Vout(V/V)



X axis: Vb2(V) - Y axis: Vout(V)

** 110061217 王彥智 hw3_b

**** voltage sources

total voltage source power dissipation= 13.1467u watts

Operating point and voltage source

•
$$I_D = 10.1129 \mu A(error: \frac{10.1129 - 10}{10} 10 = 1.11\% < 5\%)$$

- $|A_2| = 17.7 \text{ V/V}(>15\text{V/V})$
- Vin = 0.5V
- Vb2 = 1.012V
- Vout = 0.788V
- $(\frac{W}{L})_{NMOS} = \frac{15um}{1um}$

How I design:

- Step1: designable parameters: Vb2, (W/L) of NMOS
- Step2: gain should larger than 15:

$$|A_2| = g_m(r_{onmos})|R_D \approx g_m R_D = \frac{2I_D}{V_{gs} - V_{th}} * R_D = \frac{2}{(V_{b2} - V_{in} - V_{th})} > 15V/V$$

To increase gain, we should

- 1. Decrease Vb2, but NMOS should stay in saturation region, so when decreasing Vb2, we should also increase W/L of NMOS to maintain I_d.
- 2. Decrease V_{th} by increasing L of NMOS, but it's not the main factor of the gain.
- Step3: from step2, to have a large gain, I design Vb2 \cong 1.05, which is a little bit larger than (Vth + Vin = 0.55 + 0.5). Also, W/L of NMOS should be large enough to maintain I_d, so I design W/L = 15um/1um.

- Step4: Do .dc analysis to find Vb2 which make Vout = $0.8V(I_d = \frac{V_{dd} V_{out}}{R_D} = \frac{1.8 V_{out}}{100 k\Omega} = 10uA \rightarrow Vout = 0.8V)$. Finally, Vb2 = 1.012V. If there is not Vb2 that satisfy the condition, change W/L and do .dc analysis Vb2 again.
- Step5: check the result. Use .dc to check that gain is larger than 15. Use .op to check $I_d = 10uA$ and NMOS is in saturation region.

(d)

```
subckt
element.
         0:mn
         0:n 18.1
mode1
region
         Saturation
           10.1129u
 id
 ibs
          -565.3016a
         -891.7188a
 i bd
           512.0000m
 vgs
           288.7143m
 vds
 vbs
          -500.0000m
          479.9309m
 vth
           81.5058m
 vdsat
            32.0691m
 vod
             4.7083m
 beta
 gam eff
          519.9006m
          196.1642u
 gm
             2.9998u
 gds
            31.1424u
 gmb
            19.7335f
 cdtot
            85.8967f
 cgtot
            89.4453f
 cstot
            48.2201 f
 cbtot
            70.5705f
 cgs
             5.3514f
 cgd
```


**** mosfets

```
**** small-signal transfer characteristics
```

```
v(vout)/vin = 17.7157
input resistance at vin = 5.6447k
output resistance at v(vout) = 76.9247k
```

Gain and small signal parameters

Hand calculation: since I connected the body to ground, so I should consider body effect. Considering the following small signal model.



* there is no Rs in our circuit

By KCL at node of Vout: $-(gm+gmb)Vin + (Vout-Vin)/r_o + Vout/R_D = 0$

So

$$|A_2| = \frac{V_{out}}{V_{in}} = \frac{g_m + g_{mb} + \frac{1}{r_o}}{\frac{1}{r_o} + \frac{1}{R_D}} = \frac{196.1642u + 31.1424u + 2.9998u}{2.9998u + 1/100k} = 17.7160V/V$$

Check NMOS in saturation region:

$$V_{gs} = 512mV > V_{th} = 479.9309mV$$

$$V_{gs} - V_{ds} = 512mV - 223.2857mV = 140.6153mV < V_{th} = 479.9309mV$$

Error:

$$\frac{17.7157 - 17.7160}{17.7160} = -1.69 * 10^{-3}\%$$

(e)

i. yes.

- $Vx = 0.500635 \cong 0.5V$
- Vout of (a) = $0.4994235 \cong 0.5$ V
- Vin of (b) = 0.5

Error:
$$\frac{0.500635 - 0.4994235}{0.4994235} = 0.24\%$$

** 110061217 王彥智 hw3_c

Operating point

ii. No, overall gain doesn't equal $A_1 * A_2$.

**** small-signal transfer characteristics

Overall gain

- |A1 * A2| = 105.8835 * 17.7157 = 1875.8003 V/V
- $|A_{cascade}| = 4.6995 \text{V/V}$

Why not equal: we neglect the input impedance and output impedance. That is, input impedance is not zero and output impedance is not infinite in this case.

Output impedance of common source amplifier (without considering body effect):

$$R_{out} = r_{onmos} \mid\mid r_{opmos} = \frac{1}{g_{dsnmos} + g_{dspmos}} = \frac{1}{392.3847n + 52.5553n} = 2.2475 * 10^{6} \Omega$$

Input impedance of common gate amplifier(considering body effect):

$$R_{in} = \frac{R_D + \frac{1}{g_{ds}}}{\frac{gm + gmb}{gds} + 1}$$
$$= (100k + \frac{1}{2.9998u}) / (\frac{196.1642u + 31.1424u}{2.9998u} + 1) = 5645.667\Omega$$

So, the overall gain should equal:

$$|A_{cascade}| = |A1 * A2| * \frac{R_{in}}{R_{in} + R_{out}}$$

$$= 1875.8003 * \frac{5645.667\Omega}{5645.667\Omega + 2247500\Omega} = 4.7001V/V$$

Error:

$$\frac{4.6995 - 4.7001}{4.7001} = 0.031\%$$


(f)

***** pole/zero analysis

ugb= 286.3280x


```
input = 0:vin
                            output = v(vout)
      poles (rad/sec)
                                        poles (hertz)
real
                imag
                                  real
                                                  imag
-488.343x
                 0.
                                 -77.7222x
                                                  0.
-2.46198g
                 0.
                                  -391.837x
                                                  0.
      zeros (rad/sec)
                                        zeros ( hertz)
real
                 imag
                                  real
                                                  imag
                                  5.28462g
33.2042g
                 0.
                                                  0.
597.299g
                 0.
                                 95.0631g
                                                  0.
 ***** constant factor = 284.892u
*****
** 110061217 王彥智 hw3 c
***** ac analysis tnom= 25.000 temp= 25.000 ****** dcgain_in_db= 13.4411 at= 1.5849
             from= 1.0000 to= 100.0000g
bw = 74.7237x
```

Pole/zero analysis and ac analysis




Frequency response of cascade amplifier

X axis: frequency(Hz) – Y axis: Vout(Vdb)




1st Pole: 77.7M; 2nd pole: 392M

X axis: frequency(Hz) – Y axis: Vout(Vdb)



1st Zero: 2.28G; 2nd zero: 95.1G

X axis: frequency(Hz) – Y axis: Vout(Vdb)



Unit-gain bandwidth: 392M; -3db bandwidth: 74.7M

X axis: frequency(Hz) – Y axis: Vout(Vdb)

(g)

Hand calculations:

**** small-signal transfer characteristics

v(vout)/vin = -4.6995 input resistance at vin = 1.000e+20 output resistance at v(vout) = 99.9431k

Output resistance (Rout)

nodal capacitance table

Capacitance table: we can find Cout here

So, the dominant pole is:

$$\frac{1}{2\pi * R_{out} * C_{out}} = \frac{1}{2\pi * 99943.1\Omega * 19.6828 fF} = 80.9469 MHz$$

The definition of dominant pole is the pole with lowest frequency, so the dominant pole we measured is 77.7222MHz.

Error:
$$\frac{77.7222 - 80.9469}{80.9469} = -3.983\%$$

Error is a little bit large, but acceptable. I think it is because we only consider the node of output, not every node of the circuit.

(h)

Table I Performance Table

Work item	Unit	Specification	Simulation	Calculation
Vdd	V	1.8		
Common Source Amplifier				
Vin	V	-	0.533	
Vb1	V	-	0.9	
Vo	V	0.5	0.4994235	
Gain(A ₁)	V/V	>100	105.8835	105.8851
Common Gate Amplifier				
Vin	V	0.5	0.5	
Vo	V	-	0.7887143	
I	μΑ	10	10.1129	
Gain(A ₂)	V/V	>15	17.7157	17.7160
Cascade Amplifier				
Vin	V	-	0.533	
Vx	V	0.5	0.500635	
Vo	V	-	0.7999460	
$Gain(A_1*A_2)$	V/V	>1	4.6995	4.7001
Dominate Pole	MHz	>40	77.7222	80.9469
Unit Gain	MHz	>70	286.3280	
Bandwidth				