
## EE3230 VLSI Design (2023 Spring) HW #4

Due date: 2023/12/18 (Monday) 10am


No plagiarism is allowed!!


Perform the simulation with tt corner at 25°C

- 1. Please design a master-slave flip-flop with the following schematics.
  - V<sub>DD</sub>=1.8 V, and the input clock CLK runs at 50MHz.
  - There are ONLY 2 inputs to this module, D and CLK. In your simulations, EACH INPUT sees two unit inverters in series (for proper slope shaping) with the following specified size:  $(W/L)_N=0.5\mu/0.18\mu$  and  $(W/L)_P=1.5\mu/0.18\mu$ .
  - You'll need to generate the signal CLKB so that the circuit can work properly.
  - The output (Q) drives a capacitor load of 50fF.
  - The rise and fall times of input signals are 0.2ns.
  - You are allowed to insert inverters wherever you like to improve the
    performance. In this case, please provide an updated schematic and explain
    you design considerations. However, remember to keep the polarity of Q
    correct. (In other words, Q should follow the polarity of D.)
  - You can decide all the transistor sizes by yourself except the two unit inverters that inputs see.
  - TA will provide a testbench file for your convenience later.



- A. (30%) Please characterize the flilp-flop's <u>setup time</u>, <u>hold time</u>, and <u>propagation</u> <u>delays</u>, for both rising and falling input transitions. Also, with an input signal D that transitions once every clock cycle, please measure the power consumption.
  - The measurement accuracy should be better than 1ps. That is to say, when sweeping the relative delay between D and clk, change it with a step smaller than 1ps, so that you can clearly see how  $t_{C2Q}$  increases as you decrease  $t_{D2C}$ .
  - In the report, please provide the timing waveforms of D, clk, and Q for all the characteristics you measure. The following shows one example that I found on Internet of setup time for rising input. Please put all delay cases into ONE figure.
  - Please also plot  $t_{D2Q}$  vs.  $t_{D2C}$  for all the characteristics that you measure. Label the curve and show how you measure the setup time like the following example that I found on Internet.








- B. (10%) Explain what you have done to improve the performance (i.e., to speed up the operation and/or to reduce the power consumption). If you ever modify the schematics, provide the updated version in your report.
- C. (20%) Complete the layout. Snapshot the screens that show DRC and LVS clean. Show a snapshot of the layout (with rulers that show x and y dimensions) in your report. Report the area. Furthermore, explain your layout considerations.
- D. (20%) Run post-layout simulation (R-C-CC extraction) and measure the power consumption, setup time, hold time, and propagation delays, for both rising and falling input transitions again. Complete the following table and show it in your report.

	Pre-layout simulation		Post-layout simulation	
	Rising	Falling	Rising	Falling
$t_{SU}$	89	92	95	82
<u>t</u> <sub>H</sub>	88-6	42.7	115	47
minimum t <sub>D2Q</sub>				
minimum t <sub>CK2Q</sub>				
Power consumption (μW)				
Layout area (μm²)	10.195 x 21.96 um²			


2. With the following master-slave flip-flop, repeat the characterization in the previous question (Q1A to Q1D). Explain what and why the differences are in details.







hold time: smce in testbench we sweep t-hold from -90p to 30p but x-axis in graph is from op to 120p, so the real hold time should be [rising: 88.4 ps - 90ps = -1.6 ps falling: 49.4 ps - 90ps = -40.6 ps




mm tdc2q rismg: t381.81p3-5100p3=286.81p3


mm tdc2q fallmg: t409.04p3-5100p3=309.04p3

\*\*We the same method to measure Tsu. Th. Min toza, Min tdc2a

m part | post-layout smulation and unit size flip flop smulation.




hold time: small m testbench we sweep t-hold from -170p to 30p but x-axis in graph is from op to 200 p (sweep every 0.1ps), so the real hold time should be [rising: 56.1ps-170ps = -113.9ps falling: 113.3ps-170ps = -566ps




mm tdcq fallmg: 5569.48 p3 - 5100 p3 = 374.63 p3mm tdcq fallmg: 5569.48 p3 - 5100 p3 = 469.48 p3

\* Use the same method to measure Tsu. Th. Min toza, Mm telcaa m partz post-layout smulation and unit size flip flop smulation.



critical path: 
$$D \rightarrow D^{\circ} \rightarrow D$$



measuring Cin of unit inverter by 
$$ap$$
:

 $C_m = 3.3054 \text{ fF} + \frac{a9229 + 1.0452}{2} \text{ fF} \cong 4.2895 \text{ fF}$ 


conridering 2 path:

 $f_i = \sqrt[3]{F} = 2/\sqrt[50]{50} = 3.4141$ 


2.  $f_i = \sqrt[3]{F} = \sqrt[3]{\frac{30}{42895}} = 2.2673$ 


The average . I think h=3 can improve the

performance the most, -> choose h=3



- · shared dram and source
- · mput gates arenectanting ted together
- · antport drams are connected together





- . shared D and S
- · 3 gate for an input (m=3)

