
SOC Lab6 Report

Group 3

110590022 陳冠晰 110000107 陳柏翰 110061217 王彥智

- Firmware simulation
 - Matrix Multiplication
 - Wave view (whole)



Wave view (write data in)



Wave view (check if the data written is correct)


When watching the waveform, we have a question.

Why the initialization of the array is written to the address 0x00000000?

Then we found out that the array used in the firmware is stored in the memory in "dff," which address is 0x00000000 (from firmware/section.ids)

That's the reason why when we are doing something involving the array calculation, we would access this address to get the data or store the data.


• Data1 = 1



• Data2 = 2



• Data3 = 3



Quick Sort

■ Wave view (whole)



.header file

```
/*---- Quick Sort ----*/
int Q[SIZE_Q] = {893, 40, 3233, 4267, 2669, 2541, 9073, 6023, 5681, 4622};
```

Why the initialization of the array is written to the address 0x00000000?

Then we found out that the array used in the firmware is stored in the memory in "dff," which address is 0x00000000 (from firmware/section.ids)

```
MEMORY {
     vexriscv_debug : ORIGIN = 0xf00f0000, LENGTH = 0x000000100
     dff : ORIGIN = 0x00000000, LENGTH = 0x000000100
     dff2 : ORIGIN = 0x000000400, LENGTH = 0x000000200
     flash : ORIGIN = 0x10000000, LENGTH = 0x01000000
     mprj : ORIGIN = 0x30000000, LENGTH = 0x00100000
     mprjram : ORIGIN = 0x38000000, LENGTH = 0x00100000
     hk : ORIGIN = 0x26000000, LENGTH = 0x00100000
     csr : ORIGIN = 0xf0000000, LENGTH = 0x000100000
```

That's the reason why when we are doing something involving the array calculation, we would access this address to get the data or store the data.

To check the data written

Start mark = AB40




Data1 = 893




The question we have is WHY the wbs_addr_i = 0x00000000


Data2 = 40



• Data3 = 3233



• End mark = AB51




o FIR


We'll skip this part since this is identical to lab4-1

- ISR UART/rx & tx
 - UART structure

• uart_rx



uart_tx



Wave view (overall)





./run_sim

```
Ubuntugubuntu2004:-/caravel-soc_fpga-lab/lab-wlos_baseline/testbench/uart$ ./run_sim
Reading uart.hex
uart.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x00 0x13
VCD info: dumpfile uart.vcd opened for output.
LA Test 1 started
tx data bit index 0: 1
tx data bit index 2: 1
tx data bit index 3: 1
tx data bit index 3: 1
tx data bit index 4: 1
tx data bit index 6: 0
tx data bit index 6: 0
tx complete 2
rx data bit index 7: 0
tx complete 2
rx data bit index 2: 1
rx data bit index 3: 1
rx data bit index 3: 1
rx data bit index 3: 1
rx data bit index 6: 0
rx data bit index 7: 0
rx data bit index 6: 1
rx data bit index 7: 0
recevied word 61
```

• Block design


FPGA Implementation - Block Design





Timing report

o Timing summery




Clock summery

MAX delay path

Min delay path

Resource report after synthesis



o Axi_uartlite

+	+		+	+	++
Site Type	Used	Fixed	Prohibited	Available	Util%
+	+		+	+	++
Slice LUTs*	104	0	0	53200	0.20
LUT as Logic	86	0	0	53200	0.16
LUT as Memory	18	0	0	17400	0.10
LUT as Distributed RAM	0	0			i i
LUT as Shift Register	18	0			i i
Slice Registers	113	0	0	106400	0.11
Register as Flip Flop	113	0	0	106400	0.11
Register as Latch	0	0	0	106400	0.00
F7 Muxes	1	0	0	26600	<0.01
F8 Muxes	0	0	0	13300	0.00
+	+			+	++

o blk_mem_gen

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs*	10	0	0	53200	0.02
LUT as Logic	8	0	0	53200	0.02
LUT as Memory	2	0	0	17400	0.01
LUT as Distributed RAM	0	0			
LUT as Shift Register	2	0			
Slice Registers	12	0	0	106400	0.01
Register as Flip Flop	12	0	0	106400	0.01
Register as Latch	0	0	0	106400	0.00
F7 Muxes	0	0	0	26600	0.00
F8 Muxes	0	0	0	13300	0.00

blk_mem_gen_MEMORY

İ	Site Type	Used	Fixed	Prohibited	Available	Util%
	Disely DAM Tills	2 2 2 2 0	0 0	0	140 140	1.43 1.43 0.00

o Caravel_PS

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs* LUT as Logic LUT as Memory Slice Registers Register as Flip Flop Register as Latch F7 Muxes F8 Muxes	119 119 0 158 158 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0	53200 53200 17400 106400 106400 106400 26600 13300	0.22 0.22 0.00 0.15 0.15 0.00 0.00

o Caravel_SOC

+	+		+	+	++
Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs*	3751	0	0	53200	7.05
LUT as Logic	3697	0	0	53200	6.95
LUT as Memory	54	0	0	17400	0.31
LUT as Distributed RAM	16	0			
LUT as Shift Register	38	0			
Slice Registers	3958	0	0	106400	3.72
Register as Flip Flop	3883	0	0	106400	3.65
Register as Latch	75	0	0	106400	0.07
F7 Muxes	169	0	0	26600	0.64
F8 Muxes	47	0	0	13300	0.35
+	+		+	+	++

Caravel_SOC_MEMORY

+	- -				
	Used	Fixed	Prohibited	Available	Util%
Block RAM Tile RAMB36/FIFO* RAMB36E1 only RAMB18	4 1 1	0 0	0 0 0	140 140	2.86 0.71 2.14
RAMB18E1 only	6		į		į

o outputPIN

Slice LUTs*	Site Type	Used	Fixed	Prohibited	Available	++ Util%
F8 Muxes	LUT as Logic LUT as Memory Slice Registers Register as Flip Flop Register as Latch	10 0 12 12	0	0 0	53200 17400 106400 106400 106400	0.02 0.00 0.01 0.01 0.00

o Read_ROMcode

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs* LUT as Logic LUT as Memory LUT as Distributed RAM LUT as Shift Register Slice Registers Register as Flip Flop Register as Latch F7 Muxes F8 Muxes	739 664 75 0 75 1100 1100 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0	53200 53200 17400 106400 106400 106400 26600 13300	1.39 1.25 0.43 0.43 1.03 1.03 1.03 0.00 0.00

o Read_ROMcode_MEMORY

Site Type	Used	Fixed	Prohibited	Available	Util%
Block RAM Tile RAMB36/FIF0*	1 1	0	0	140	0.71
RAMB36E1 only RAMB18	1 0	0	0	280	0.00

Reset_ctrl

-		+		+	+	+	μ.
	Site Type	Used	Fixed	Prohibited	Available	Util%	l
1	Slice LUTs*	19	0	0	53200	0.04	ĺ
	LUT as Logic	18	0	0	53200	0.03	
	LUT as Memory	1	0	0	17400	<0.01	ĺ
	LUT as Distributed RAM	0	0				
	LUT as Shift Register	1	0				
	Slice Registers	40	0	0	106400	0.04	
	Register as Flip Flop	40	0	0	106400	0.04	ĺ
	Register as Latch	0	0	0	106400	0.00	
	F7 Muxes	0	0	0	26600	0.00	
	F8 Muxes	0	0	0	13300	0.00	
4		+		+	+	+	+

o Spiflash

Site Type	Used	Fixed	Prohibited	Available	++ Util% ++
Slice LUTs* LUT as Logic LUT as Memory Slice Registers Register as Flip Flop Register as Latch F7 Muxes F8 Muxes	44 44 63 63 0 0	0 0 0 0 0 0	0 0 0 0 0 0	53200 53200 17400 106400 106400 106400 26600 13300	0.08 0.08 0.00 0.06 0.06 0.00
4	L	L	L	L	L

Latency for a character loop back using UART



The latency is time difference between the orange line and the yellow line, which is approximately 1.4ms.

- How do you verify your answer from notebook
 - o run_sim with all 4 functions combined

```
u@ubuntu2004:~/caravel-soc_fpga-lab/lab-wlos_baseline/testbench/combined$ ./run_sim
Reading combined.hex
combined.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile combined.vcd opened for output.
FIR Test started
Parallelly run UART
tx data bit index 0: 1
tx data bit index 1: 0
tx data bit index 2: 1
tx data bit index 3: 1
tx data bit index 4: 1
tx data bit index 5: 1
tx data bit index 6: 0
tx data bit index 7: 0
tx complete 2
rx data bit index 0: 1
rx data bit index 1: 0
rx data bit index 2: 1
rx data bit index 3: 1
rx data bit index 4: 1
FIR Test finished
MM Test started
rx data bit index 5: 1
rx data bit index 6: 0
rx data bit index 7: 0
recevied word 61
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x003e Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0044 Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x004a Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0050
MM Test passed
QS Test started
Call function qsort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0028 Call function qsort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x037d Call function qsort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x09ed Call function qsort() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0a6d
QS Test passed
 ------
All FIR/MM/QS and UART are finished!!
  _____
ubuntu@ubuntu2004:~/caravel-soc_fpga-lab/lab-wlos_baseline/testbench/combined$
```

o FPGA verification on Jupyter notebook

Discussion

After successful run_sim, we faced some difficulties running the implementation on FPGA on Jupyter notebook. Later, we found out that the reason that the python couldn't receive the data send by firmware is that the python code is implementing in a relatively slow speed, which means the firmware has already finished before python sampling the signals for verification.

The solution we choose is to "let the firmware slower!" Before any signal we want to sample for verification, we add a while loop (30000 counts) before it to wait for the python code.

Below is one of the signal we want to test:

Also, the riscv from the firmware code also needs a small modification. Since the original -o compiler results in too large .hex file. We changed the compiler to -o1 to have a smaller .hex file.

Suggestion for improving latency for UART loop back

Increase Baud Rate:

One of the simplest ways to improve UART communication speed is to increase the baud rate. Higher baud rates allow for faster data transmission between devices. Ensure that both the transmitter and receiver can support the selected baud rate.

o FIFO Buffers:

Use hardware FIFO buffers if available. These buffers can store multiple bytes of data, reducing the time the CPU spends handling individual characters. This can significantly improve throughput and reduce latency.

DMA (Direct Memory Access):

If your microcontroller or platform supports it, use DMA to transfer data between the UART and memory without CPU intervention. DMA can reduce the latency introduced by CPU involvement in data transfer.

o Interrupts:

Utilize UART interrupts to handle data reception and transmission. This allows the CPU to perform other tasks while waiting for UART events, reducing overall latency.