

Process Verification

Final Project

Quentin Meneghini

20th May 2026

Facultat d'Informàtica de Barcelona

Contents

1	Design Overview	1
1.1	Overview	1
1.2	Parameters	2
1.3	Top-Level Interface	2
1.4	Functional Description	3
2	Test Plan	4
2.1	Overview	4
2.2	Traceability Matrices	5
2.3	Target	6
2.4	Diagrams	7
3	Implementation	8
3.1	FORMAL	8
3.2	HARDWARE	10
3.3	UVM	11
A	Appendix Chapter	13
A.1	Use of tools	13
A.2	Use of time	13
A.3	Use of AI	13

Chapter 1

Design Overview

1.1 Overview

The `gcd` module computes the Greatest Common Divisor of two unsigned integers using the subtractive Euclidean algorithm. It processes one input pair at a time and communicates through two independent ready/valid handshake channels.

Mathematical Definition

For unsigned operands A and B :

$$\text{gcd}(A, 0) = A$$

$$\text{gcd}(0, B) = B$$

$$\text{gcd}(0, 0) = 0 \quad (\text{covers both above})$$

$$\text{gcd}(A, A) = A$$

$$\text{gcd}(A, B) = \text{gcd}(A - B, B) \quad \text{when } A > B$$

$$\text{gcd}(A, B) = \text{gcd}(A, B - A) \quad \text{when } B > A$$

Operation Sequence

1. **IDLE:** The module waits in the IDLE state, asserting `in_ready = 1`.
2. **Handshake & RUN:** On the input handshake, operands are latched. The result is determined immediately for zero or equal operands; otherwise, iterative subtraction begins

in the `RUN` state.

3. **DONE:** When convergence is reached, the result is latched into the output register and the module enters the `DONE` state, asserting `out_valid = 1`.
4. **Return:** After the output handshake completes, the module returns to `IDLE`.

1.2 Parameters

Parameter	Default	Description
<code>WIDTH</code>	16 (must be ≥ 1)	Width of the data operands

Table 1.1: Module Parameters

1.3 Top-Level Interface

Clock and Reset

Signal	Direction	Width	Description
<code>clk</code>	Input	1	Clock signal
<code>rst_n</code>	Input	1	Active-low sync reset

Input Channel

Signal	Direction	Width	Description
<code>in_valid</code>	Input	1	Asserted by the producer when <code>a_in</code> and <code>b_in</code> hold valid data
<code>in_ready</code>	Output	1	Asserted by the module when it can accept a new transaction. High only in the <code>IDLE</code> state.
<code>a_in</code>	Input	<code>WIDTH</code>	First operand
<code>b_in</code>	Input	<code>WIDTH</code>	Second operand

Output Channel

Signal	Direction	Width	Description
<code>out_valid</code>	Output	1	Asserted by the module when <code>gcd_out</code> holds a valid result. High for the entire <code>DONE</code> state.
<code>out_ready</code>	Input	1	Asserted by the consumer when it is ready to accept the result.
<code>gcd_out</code>	Output	<code>WIDTH</code>	GCD result. Valid and stable for the entire period that <code>out_valid</code> is asserted.

1.4 Functional Description

The behavior of the `gcd` module is driven by a Finite State Machine (FSM) comprising three states:

FSM States

State	in_ready	out_valid	Description
IDLE	1	0	Waiting for input. Ready to accept a new transaction.
RUN	0	0	Iterative subtraction in progress. No new input accepted.
DONE	0	1	Result ready. Waiting for the consumer to accept it.

Algorithm Execution (RUN State)

Each clock cycle while in the RUN state, the working registers are updated combinatorially for the next cycle:

- If `a_reg > b_reg`: `a_next = a_reg - b_reg` and `b_next = b_reg`.
- Else if `b_reg > a_reg`: `b_next = b_reg - a_reg` and `a_next = a_reg`.

State Transitions

IDLE → DONE: Triggered by an input handshake **AND** (`a_in == 0 OR b_in == 0 OR a_in == b_in`). The result is known immediately, making this a 1-cycle transition.

IDLE → RUN: Triggered by an input handshake **AND** (`a_in != 0 AND b_in != 0 AND a_in != b_in`).

RUN → DONE: Triggered when the next-cycle values of the working registers are equal (`a_next == b_next`). This evaluates against the combinatorial *next-cycle* values, firing on the same clock edge as the final subtraction step.

DONE → IDLE: Triggered by a successful output handshake (`out_valid == 1 AND out_ready == 1`).

Chapter 2

Test Plan

2.1 Overview

Features Under Test

The features to be tested are divided into three groups. The idea is to test both normal execution and edge cases for each group.

- **[C] Control dependent (Consumer/Producer)** Reset behavior, Input ready/valid handshake/stall, Output ready/valid handshake/stall.
- **[D] Data dependent (Input/output)** edge cases (primes/coprimers, multiples, min value, max value), early exits (zero operands, equal operands), and correct output.
- **[S] State machine** Transitions between IDLE, RUN, and DONE, along with their cycle timings.

Tool for Testing

To test these features we will use the following tools:

- **[F] FORMAL:** here we will verify the logic from inside the dut. We will use a bounded verification tool. The analysis will touch the expected control output and the FSM states, hold, and transitions.
- **[U] UVM:** here we will verify the logic as a black box through stimulus. Using a golden model we will verify the correctness of the data.

- **[H] HARDWARE:** here we will verify the hardware timing and correct timings. Assertions based approach is used in a formal model.

2.2 Traceability Matrices

Here we introduce all the requirements extracted from the specification. It is divided in the previously presented features and sub-features accompanied by the tool used to verify it.

Req ID	Feature	Sub-Feature	Description	Tool
REQ_000	C	Reset	Correct init and graceful recover from reset mid-transaction	F/H/U
REQ_001	C	Input accept	Producer <code>in_valid</code> is high and DUT <code>in_ready</code> is high accepts input	F
REQ_002	C	Input stall	DUT <code>in_ready</code> is low and producer <code>in_valid</code> is high	F
REQ_003	C	Output accept	Consumer <code>out_ready</code> is high and DUT <code>out_valid</code> is high accepts output	F
REQ_004	C	Output stall	Consumer <code>out_ready</code> is low and DUT <code>out_valid</code> is high	F/H
REQ_005	C	Output stability	<code>gcd_out</code> is stable while <code>out_valid</code> is high	F/H
REQ_006	D	All operands	Correct <code>gcd_out</code> for general operands	U
REQ_007	D	Edge cases	Correct <code>gcd_out</code> for primes/coprimes, multiples, and min/max values	U
REQ_008	D	Zero operands	Correct <code>gcd_out</code> for $a = 0$ and/or $b = 0$, early exit	F/H/U
REQ_009	D	Equal operands	Correct <code>gcd_out</code> for $a = b$, early exit	F/H/U
REQ_010	S	States	FSM state is either <code>IDLE</code> , <code>RUN</code> , or <code>DONE</code>	F
REQ_011	S	State hold	FSM holds its state strictly for the necessary duration	F
REQ_012	S	Transitions	FSM transitions following the specification	F
REQ_013	S	Assigned signal	FSM determines output signals (<code>in_valid</code> , <code>out_ready</code>)	F

This second table is meant to associate each tool and relative test to the requirement it tries to verify. A description explains what the test is actually looking for.

Tool	Test name	Description	REQ ID
F	inputs	Assume a compliant producer that holds <code>in_valid</code> and data stable during stalls	REQ_002
F	<code>_reset</code>	Prove DUT initializes to <code>IDLE</code> and clears all registers on reset	REQ_000
F	<code>_state</code>	Prove FSM strictly operates within valid, mutually exclusive states	REQ_010
F	<code>idle_idle</code> , <code>run_run</code> , <code>done_done</code>	Prove FSM correctly holds current state when transition conditions are not met, including output stalls	REQ_004, REQ_011
F	<code>idle_done</code> , <code>idle_run</code> , <code>run_done</code> , <code>done_idle</code>	Prove FSM accurately transitions between states based on handshakes and data path evaluations	REQ_001, REQ_003, REQ_008, REQ_009, REQ_012
F	<code>_in_ready</code> , <code>_out_valid</code>	Prove control output signals are strictly tied to their respective FSM states	REQ_013
F	outputs	Prove <code>gcd_out</code> stability while <code>out_valid</code> is asserted	REQ_005
H	<code>chk_out_valid_no_drop</code>	Check that the DUT does not drop <code>out_valid</code> while waiting for the consumer <code>out_ready</code> to assert	REQ_004
H	<code>chk_out_data_stable</code>	Check that the DUT holds <code>gcd_out</code> stable while <code>out_valid</code> is asserted	REQ_005
H	<code>chk_reset</code>	Check that in case of reset the DUT clear all of its outputs	REQ_000
H	<code>chk_early_exit</code>	Check that the DUT skips to the <code>DONE</code> state in case of early exit	REQ_008, REQ_009
U	<code>scb.write_rst</code>	Verify that the golden model resets its internal state mid-transaction	REQ_000
U	<code>scb.write_in</code> , <code>scb.write_out</code>	Verify that the golden model output is equal to the DUT <code>gcd_out</code>	REQ_006, REQ_007, REQ_008, REQ_009

2.3 Target

Coverage

The target coverage is just a measure of what we would like to tackle in this test plan for each area of the dut. In practice the objectives are a complete (100%) coverage of the functional description and possibly a high (<90%) code coverage. This excludes toggle as it is dependant

of the width of the data.

Stimulus

The stimulus is divided into multiple tests that tackle different scenarios.

- **gcd_bringup.test**: Test the basic functionality of the verification system as a whole
- **gcd_det.test**: Test the edge cases and tries to obtain the maximum coverage with the minimal number of tests
- **gcd_rnd.test**: Test the DUT with random instructions to find edge cases that have not been tested otherwise

2.4 Diagrams

This section will introduce the FSM in form of a diagram. Every nameless arrow implies that all inputs that have not been specified translate in that state. The plan for the UVM architecture is displayed in the Implementation chapter 3




Figure 2.1: Finite State machine of the DUT

Chapter 3

Implementation

3.1 FORMAL

EBMC tool has been used to perform the bounded verification of this module. Here the assumptions are the initial `rst_n` low and the stability of inputs while `in_valid` is high. The assertions are as follows:

_reset Verify that asserting a reset unconditionally forces the FSM back to the IDLE state on the next cycle with all registers cleared.

```
155     _reset: assert property (
156         @(posedge clk)
157         !rst_n | =>
158             (state == IDLE) &&
159             (a_reg == '0) &&
160             (b_reg == '0) &&
161             (result_reg == '0) &&
162             (result_reg == '0)
163     );
```

_state Guarantees the FSM is mathematically restricted to the five valid encoded states, proving no illegal states can be reached.

```
165     _state: assert property (
166         @(posedge clk) disable iff (!rst_n)
167         (state == IDLE) ||
168         (state == RUN) ||
169         (state == DONE)
170     );
```

State Hold (`idle_idle`, `run_run`, `done_done`): Guarantee that the FSM retains its current state when no progression signal or abort is asserted.

```

172     idle_idle: assert property (
173         @(posedge clk) disable iff(!rst_n)
174         (state == IDLE) && !(in_ready && in_valid) | =>
175             (state == IDLE)
176     );
177
178     run_run: assert property (
179         @(posedge clk) disable iff(!rst_n)
180         (state == RUN) && !(a_next == b_next) | =>
181             (state == RUN)
182     );
183
184     done_done: assert property (
185         @(posedge clk) disable iff(!rst_n)
186         (state == DONE) && !(out_ready && out_valid) | =>
187             (state == DONE)
188     );

```

State Progression (`idle_done`, `idle_run`, `run_done`, `done_idle`): Prove that the FSM correctly transitions to the next expected state when the appropriate progression flag is asserted.

```

190     idle_done: assert property (
191         @(posedge clk) disable iff(!rst_n)
192         (state == IDLE) && in_ready && in_valid &&
193         (a_in == 0 || b_in == 0 || a_in == b_in) | =>
194             (state == DONE)
195     );
196
197     idle_run: assert property (
198         @(posedge clk) disable iff(!rst_n)
199         (state == IDLE) && in_ready && in_valid &&
200         !(a_in == 0 || b_in == 0 || a_in == b_in) | =>
201             (state == RUN)
202     );
203
204     run_done: assert property (
205         @(posedge clk) disable iff(!rst_n)
206         (state == RUN) && (a_next == b_next) | =>
207             (state == DONE)
208     );
209
210     done_idle: assert property (
211         @(posedge clk) disable iff(!rst_n)
212         (state == DONE) && out_ready && out_valid | =>
213             (state == IDLE)
214     );

```

Output stability (`outputs`): Verify that the results remain stable until the handshake happens.

```

226     outputs: assert property (
227         @(posedge clk) disable iff(!rst_n)
228         out_valid | =>
229             $stable(gcd_out)
230     );

```

Handshakes (`_out_valid`, `_in_ready`): Prove that the flags are never asserted spuriously and that they follow the FSM transitions.

```

216     _out_valid: assert property (
217         @(posedge clk) disable iff (!rst_n)
218         (state == DONE) == out_valid
219     );
220
221     _in_ready: assert property (
222         @(posedge clk) disable iff (!rst_n)
223         (state == IDLE) == in_ready
224     );

```

3.2 HARDWARE

The hardware checking happens inside the DUT interface and acts as a raw signal controller.

To do so, 5 properties with arguments to reuse them if necessary were created.

```

34     property p_valid_no_drop(valid, ready);
35         @(posedge clk) disable iff (
36             !rst_n ||
37             $isunknown(valid) ||
38             $isunknown(ready))
39         valid && !ready
40         |>= valid;
41     endproperty
42
43     property p_data_stable(valid, ready, data);
44         @(posedge clk) disable iff (
45             !rst_n ||
46             $isunknown(valid) ||
47             $isunknown(ready) ||
48             $isunknown(data))
49         valid && !ready
50         |>= $stable(data);
51     endproperty
52
53     property p_early_exit;
54         @(posedge clk) disable iff (
55             !rst_n ||
56             $isunknown(in_valid) ||
57             $isunknown(in_ready))
58         (in_valid && in_ready) &&
59         (a_in == 0 || b_in == 0 || a_in == b_in)
60         |>= out_valid;
61     endproperty
62
63     property p_reset;
64         @(posedge clk)
65         !rst_n
66         |>= in_ready && !out_valid && (out_gcd == 0);
67     endproperty
68
69     property p_handshake(valid, ready);
70         @(posedge clk) disable iff (!rst_n)
71         valid && ready;
72     endproperty

```

These properties were used to make 7 assertions and 2 covers. 3 assertions are only used to control UVM drivers correctness.

`chk_reset` Checks that in case of reset the DUT clear all of its outputs.

`chk_early_exit` Checks that the DUT skips to the RUN state in case of early exit.

`chk_out_valid_no_drop` Checks that `out_valid` is not dropped unless a handshake happens.

`chk_out_data_stable` Checks that `gcd_out` is stable while `out_valid` is asserted.

The 2 covers simply make sure the handshakes, both input and output are covered.

3.3 UVM

The UVM architecture is organized as shown in the following diagram.




Figure 3.1: UVM architecture of the DUT

Appendix A

Appendix Chapter

A.1 Use of tools

- Visual Studio Code: systemverilog IDE.
- QuestaSim: CLI tester.
- GTKwave: wave visualizer.

A.2 Use of time

A total of 1h distributed as follows.

- Understanding the problem: 2h.
- Planning 6h.
- Implementation: formal 2h, hardware 2h, uvm 8h.
- Coverage analysis 2h.
- Report: 3h.

A.3 Use of AI

- Gemini (Pro): sentence enhancing, bug fixer, report enhancing