
ESE 345 Final Project Report

By Kenneth Procacci and Matthew Huber

Goals:

The main goal of this project was to implement a 4-stage pipelined multimedia unit of a set of instructions using VHDL. This set of instructions are similar to those in Sony Cell SPU and Intel SSE architectures. The project served as a reminder and an opportunity for us to work with and improve our skills with VHDL. The project was designed in a way for us to work on smaller components pertaining to each of the stages and finally combine the components into the complete pipelined multimedia unit. The components included a multimedia alu, instruction buffers, register file, forwarding unit, and clock-edge sensitive pipeline buffers. When working on the project, we found that testing and simulating each component separately in Aldec Active-HDL before using it in the completed project made the debugging process much easier.

Block Diagram:



This diagram shows the 4-stage pipeline. Stage 1 is called the Instruction Fetch (IF) stage, and this is where the instruction buffer receives the machine instructions as input from a text file. The program counter is incremented upon every clock cycle, and its value determines which instruction to be output by the instruction buffer. Next, stage 2 is called the Instruction Decode (ID) stage. This is where the process retrieves the 25-bit instruction containing the addresses of the registers to be read and the register to write. It breaks up the instruction into its necessary components used in the ALU. It reads the data at each of the register addresses and outputs those values to the ALU. The register module also takes in a reg write control signal, and the address and data for the destination register currently being written to in stage 4, which will only be used if the reg write signal is asserted from the write back stage (Stage 4). Next, stage 3 is called the Execution Stage (EX), which is the actual multimedia ALU. In this stage, the values of the registers being operated on first each pass through a multiplexor, which determines if the register values should be coming from the register file, or from the writeback stage of the pipeline. The control signal for each mux is determined by the forwarding unit, which takes in the reg_write signal and the 128 bit data value from the write back stage. During this stage, any computations necessary are performed on the register values that were read, and output is a new value to be stored in the destination register rd. The final stage (Stage 4) is the Write Back stage, (WB). This stage takes the 128 bit data to be written to rd and the 5 bit address to the specific register being written to, The WB stage also determines if the reg_write signal should be asserted or not, which

in turn returns to the forwarding unit and the register file, and functions as these components were described earlier.

Assembler:

The format of the 25-bit machine code instructions is as follows:

```
Load immediate:

24 23 21 20 5 4 0

Load immediate rd
```

• Includes simals, simals, simsls, simsls, slmals, slmals, slmsls, slmsls

• Includes nop, shrhi, au, cntih, ahs, or, bcw, maxws, minws, mlhu, mlhss, and, invb, rotw, sfwu, sfhs

```
if instruction.startswith("li"):
 instr_list = instruction.rsplit(" ")
 mach_code = "0" + str(bin2(int(instr_list[2]))).zfill(3) + str(bin2(int(instr_list[3]))).zfill(16) + str
elif instruction.startswith("simals"):
 instr_list = instruction.rsplit(" ")
 mach_code = "10000" + str(bin2(int(instr_list[4]))).zfill(5) + str(bin2(int(instr_list[3]))).zfill(5) +
elif instruction.startswith("simahs"):
 instr_list = instruction.rsplit(" ")
 mach_code = "10001" + str(bin2(int(instr_list[4]))).zfill(5) + str(bin2(int(instr_list[3]))).zfill(5) +
elif instruction.startswith("simsls"):
 instr_list = instruction.rsplit(" ")
 mach_code = "10010" + str(bin2(int(instr_list[4]))).zfill(5) + str(bin2(int(instr_list[3]))).zfill(5) +
elif instruction.startswith("simshs"):
 instr_list = instruction.rsplit(" ")
 mach_code = "10011" + str(bin2(int(instr_list[4]))).zfill(5) + str(bin2(int(instr_list[3]))).zfill(5) +
elif instruction.startswith("slmals"):
 instr_list = instruction.rsplit(" ")
 mach_code = "10100" + str(bin2(int(instr_list[4]))).zfill(5) + str(bin2(int(instr_list[3]))).zfill(5) +
elif instruction.startswith("slmahs"):
 instr_list = instruction.rsplit(" ")
 mach_code = "10101" + str(bin2(int(instr_list[4]))).zfill(5) + str(bin2(int(instr_list[3]))).zfill(5) +
```

The assembler we wrote to get the machine code inputs for the instruction buffer was completed in python. The snippet provided shows the format of the assembler; it is simply a premade if-else list that checks for all possible instructions that could be fed into the pipeline. It converts the instructions from a pseudo MIPS code to machine code and inputs that into the buffer.

The assembly instructions can be entered into the input file on separate lines for the assembler as follows:

- Load immediate: li rd index imm
- R4-instruction: instr rd rs1 rs2 rs3
- R3-instruction: instr rd rs1 rs2

```
≡ mips_instructions.txt × ···
li 2 0 50
                           0000000000000011001000010
                           01010000000000000000100010
li 2 5 1
                           01110111111111111111100010
li 2 7 32767
                           0110111111111111111000010
li 2 6 65534
                           11000000000000000000000
nop
                           11000000000000000000000
nop
                           nop
                           0100000000000000101000011
li 3 4 10
                           nop
                           nop
                           nop
                           nop
simals 3 2 1 0
                           1000000000000010001000011
                           1000100000000010001000100
simahs 4 2 1 0
                           1001000000000010010000101
simsls 5 4 1 0
                           1001100000000010010000110
simshs 6 4 1 0
                           1010000000000010001000111
slmals 7 2 1 0
                           1010100000000010001001000
slmahs 8 2 1 0
                           1011000000000010001001001
slmsls 9 2 1 0
                           1011100000000010001001010
slmshs 10 2 1 0
                           nop
                           nop
                           nop
shrhi 11 1 0
                           11000000010000000000101011
li 0 7 32768
                           1100000010000000001001100
                           1100000011000000000101101
cntih 13 1 0
                           11000001010000000000101110
or 14 1 0
                           1100000110000000000101111
bcw 15 1 0
                           1100000111000000000110000
maxws 16 1 0
                           1100001000000000000110001
minws 17 1 0
                           11000010010000000000110010
mlhu 18 1 0
                           nop
                           nop
li 16 7 32767
                           01110111111111111111110000
ahs 19 17 16
                           1100000100100001000110011
                            1100001001000001001110100
 m]hu 20 10 0
```


Design Procedure and Testbenches:

Instruction Buffer:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
                                                                                                            use work.all;
                                                                                                            entity instruction_buffer_tb is
end instruction_buffer_tb;
      process (clock)
                                                                                                            architecture tb_architecture of instruction_buffer tb is
            file file pointer : text;
variable line_content : std_logic_vector (24 downto 0); 11
variable line_num : line;
variable j : integer := 0;
13
                                                                                                            -- stimulus signals
                                                                                                            signal clock : std_logic := '0';
                                                                                                            signal instruction : std_logic_vector (24 downto 0);
            file_open (file_pointer, "output.txt", READ_MODE);
while ((not endfile(file_pointer)) and j < 64) loop
                                                                                                      15
                                                                                                            constant period : time := 10ns;
                                                                                                      16
                  readline (file_pointer, line_num);
READ (line_num,line_content);
instructions(j) <= line_content;</pre>
                                                                                                            begin
                                                                                                      18
                                                                                                      19
            j := j + 1;
end loop;
                                                                                                     20
21
22
                                                                                                                      _Unit Under Test port map
                                                                                                                   UUT : entity instruction_buffer
             file_close (file_pointer);
                                                                                                                        port map (
    clock => clock,
                                                                                                      23
24
25
      end process;
                                                                                                                               instruction => instruction
                                                                                                     26
27
28
      process(clock)
variable PC : integer := 0;
                                                                                                                        clk : process
begin
                                                                                                                                                                      -- system clock
     begin
if rising_edge(clock) then
    if (PC < 64) then
        instruction <= instructions(PC);</pre>
                                                                                                                               for i in 0 to 1032 loop
    wait for period;
    clock <= not clock;
end loop;</pre>
                                                                                                      29
30
                                                                                                      31
32
            instructi
end if;
PC := PC + 1;
                                                                                                                         end process;
                                                                                                      34
      end process:
                                                                                                                   end tb architecture;
end behavioral;
```

The instruction buffer is stage 1 of the pipeline, or the instruction fetch stage. It simply reads the text file of the list of 25-bit machine code instructions and store the instructions into an array. The PC counter acts as the index of the array and increments on every clock cycle. The buffer then outputs the instruction at that index. The instruction buffer can hold up to 64 instructions. This is a very simple testbench for the instruction buffer, and the waveform shows a new instruction being passed through on every clock cycle.

Waveform:



Register Module:


```
| Second Column | Second Colum
```

The register module is stage 2 of the pipeline, or the instruction decode stage, and its function can be thought of as twofold. First, it receives three inputs from stage 4 of the pipeline (writeback), including a register address, data to be written to that address, and a register write signal that must be asserted for writing to occur. The register module stores an array of 32 128-bit registers that is both read from, and written to when the reg_write signal is asserted. The data of this array is also written to a registers.txt file that can be viewed during/after simulation. The other function of the register module is reading in the 25-bit instruction and breaking it into

components needed for the ALU, such as the addresses of each of the registers and reading their values, the opcode, the 2-bit field to identify the instruction format, and the immediate value and the load index for the load immediate instruction, which are all then output to stage 3.

In this testbench, we instantiate several examples of inputs including some instructions with an asserted reg_write signal and some without.

Our waveform:



The register module also writes the register values into a text file of which a snippet is shown:

ALU:


Sample function code snippet: SignedIntegerMultiplySubtractLowWithSaturation (simsls)

The multimedia ALU is stage 3 of the pipeline, or the execution stage, and it essentially performs any computations necessary to output the resulting register value for a given operation. The inputs are the decoded components of the instruction from stage 2, and the input register values are the values read in the register module, unless data forwarding occurs, in which case one of the values (rs1, rs2, rs3) will be replaced by the value in the writeback stage (stage 4). The above code is an example of one of the implementations, the simsls instruction.

Testbench:

In our comprehensive testbench, we set an example for every instruction of the code. We just change the instr and opcode value and keep the register values the same for simplicity's sake.

Waveform:



This snippet of the waveform shows the first four r4-instructions, and you can see the calculated values for rd for each instruction is correct for the given input register values.

Forwarding and Multiplexing

```
process(rs1_addr, rs2_addr, rs3_addr, rd_addr)
begin
    process (ctrl1, ctrl2, ctrl3, val1, val2, val3, wbval) if (rs1_addr = rd_addr and reg_write = '1') then
                                                                 ctrll <= '1';
    begin
        if ctrl1 = '1' then
                                                             else
                                                                 ctrl1 <= '0';
            val1_out <= wbval;
                                                             end if:
            val1 out <= val1;
                                                             if (rs2_addr = rd_addr and reg_write = '1') then
        end if;
                                                                 ctrl2 <= '1';
        if ctrl2 = '1' then
            val2_out <= wbval;
                                                                 ctrl2 <= '0';
                                                             end if;
            val2_out <= val2;
        end if;
                                                             if (rs3_addr = rd_addr and reg_write = '1') then
        if ctrl3 = '1' then
                                                                 ctrl3 <= '1';
            val3_out <= wbval;
                                                                 ctrl3 <= '0';
            val3 out <= val3;
                                                             end if;
        end if;
                                                             end process;
    end process;
```

On the left is a snippet of code from our multiplexer, which checks if the values to be computed require an up-to-date value from a register that is currently being written to. If the forwarding unit on the right determines that an input register address being used in stage 3 is the same as an address currently being written to in stage 4, it will send a respective control signal to the multiplexer, which will then update the value of the necessary register(s) to achieve accurate results in computation during stage 3.

Buffers

```
- A buffer between the instruction decode and execution stages (stages 2 & 3)

2 - On each Clock, each of the output values from the decoding stage is simply contained by the ALU for execution.

5 library lese;

1 us is each instruction in stage (stages 2 & 3)

2 us is each instruction in stage (stages 2 & 3)

3 us is each instruction in stage (stages 3 & 4)

- A buffer between the instruction decode stages (stages 1 & 2)

3 us is each instruction in stage (stages 2 & 4)

- A buffer between the instruction decode stages (stages 3 & 4)

- A buffer between the instruction of if id is begin process; clock, instruction in)


- A buffer between the execution and write back stages (stages 3 & 4)

- A buffer between the instruction of including in the instruction of including includ
```

The above buffers are used to address the timing issues in having multiple stages. These buffers essentially will read in the output from a previous stage, and on each clock cycle (rising edge), they will output those values to the next stage. For example, the instruction that is output from the instruction buffer (stage 1) can only be read into stage 2 on a rising clock edge, since the IF/ID buffer lies between them, and will only send the value once per clock cycle.

Four-Stage Pipelined Multimedia ALU

The above snippet is of our source code for the overall four-staged pipelined multimedia unit. You can see the mappings of all the ports to many different signals to connect each component of this project to one another. At the bottom, you can see the output ports of this unit which are then used to illustrate the waveform shown below.



As you can see from the image above, we have a pipelined multimedia unit with four stages. Each instruction fed into the instruction buffer at the first stage is stepped through the next three stages, one per clock cycle.

Above is the testbench written to verify the completed four stage pipelined multimedia ALU. It simply generates a clock waveform to be used and writes relevant values to a results.txt file, which can be seen below.

Above is the results file produced by the testbench for the multimedia unit, which shows the status of each individual stage at every clock cycle. The first stage shows the 25-bit input instruction into the IF/ID buffer. The second stage shows the instruction at this point, along with all the input register values. The third stage shows the instruction at this point, along with the resulting register value after performing some ALU operation. The fourth stage shows the write enable signal, the value to be written to the register file, and the address of the register.

1	0: 1	100000000000000000	9111111111111111	100000000000000000	99999999999999	99999999999999	99999999999999	99999999999999	00000000001100100
					000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000		000000001100100
		0111111111111111			000000000000000000000000000000000000000				0000000000000011
		0111111111111111			00000000000000000	000000000000000000	000000000000000000000000000000000000000	00000000000000000	000000000110010
		0111111111111111			000000000000000000000000000000000000000	000000000000000000000000000000000000000			0000000000111110
						00000000000000000			
		010000000000000000 0111111111111111			0000000010010110			1111111111111111	
						00000000000000000			
		01111111111111111				00000000000000000		00000000000000000	
		0111111111111111				00000000000000000		00000000000000000	
		011111111111111111111111111111111111111			00000000000000000		11111111111111111		
		0111111111111111							000000000011001
	11:				000000000000000000000000000000000000000				00000000000000000
	12:	00000000000000000							
	13:	00000000000000000							
	14:	10000000000000000							
	16:		01111111111111111						
	17:	10000000000000000							
	18:	0011111111111111	00000000000000000	. 000000000000000000	00000000000000000	00000000000000000	00000000000000000	00000000000000000	000000010010110
	19:	11111111111111111	01111111111111111	0000000010010111	000000000000000000	9999999999999999	00000000000000000	00000000000000000	000000000110011
	20:	0011111111111111	00000000000000000	. 00000000000000000	0000000000000000	00000000000000000	0000000000000000	00000000000000000	001010000011110
	21:	00000000000000000	01111111111111111	11111111101101010	00000000000000000	00000000000000000	00000000000000000	00000000000000000	9 00000000000000000
	22:	11111111111111111	100000000000000000	1111111101101001	111111111111111111	11111111111111111	111111111111111111	. 11111111111111111	1111111111111111
	23:	111111111011111111	11111111111111111	000000000000000000	000000000000000000000000000000000000000	0000000000000000	00000000000000000	0111100000000000	000000000000000000000000000000000000000
	24:	0111111111111111	01111111111111111	1111111101101011	000000000000000000000000000000000000000	0000000000000000	0000000000000000	00000000000000000	0000000000010111
	25:	01111111111111111	10000000000000000	1111111101101011	00000000000000000	0000000000000000	0000000000000000	00000000000000000	000000000010111
	26:	0000000000000000	00000000000000000	00000000000000000	0000000000000000	0000000000000000	0000000000000000	00000000000000000	000000000000000
	27:	00000000000000000	00000000000000000	00000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	9000000000000000
	28:	00000000000000000	00000000000000000	00000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	000000000000000
	29:	00000000000000000	00000000000000000	0000000000000000	9 0000000000000000	0000000000000000	0000000000000000	0000000000000000	000000000000000
	30:	00000000000000000	00000000000000000	00000000000000000	999999999999999	999999999999999	0000000000000000	00000000000000000	999999999999999
	31:	0000000000000000	0000000000000000	00000000000000000	00000000000000000	00000000000000000	0000000000000000	00000000000000000	0000000000000000

Above is the register file produced to show the state of each of the 32 registers at the end of all operations. This file can be compared with an expected results file to verify that everything is working as intended.

Instruction execution:

Load Immediate: li 0 0 100



As you can see, the first load immediate instruction loads the value 100 (0x64) into halfword at index 0 of register 0. The instruction moves through the 4 stages, computing the correct register value in stage 3 and writing the value to the correct register.

Signed Integer Multiply-Add Low with Saturation: simals 3 2 1 0



This operation should read the values from registers 0, 1, and 2, multiply the low 16 bits of every word field in registers 0 and 1, add the resulting word to the respective word fields of register 2, and store the result in register 3. For example, using the least significant word, 100*3+50 = 350, which is 0x15E.

Signed Integer Multiply-Add High with Saturation: simahs 4 2 1 0



Using the same input registers and still looking at the least significant word, the high 16 bits in registers 0 and 1 are both 0, and the value of the word in register 2 is 50, so 0*0+50 = 50 (0x32).

Signed Integer Multiply-Subtract Low with Saturation: simsls 5 4 1 0



Using the input registers rs1=4, rs2=1, rs3=0, data forwarding occurs since register 4 is currently being written to from the previous instruction. While looking at the least significant word, the low 16 bits of rs2 is 3, rs3 is 100, and rs1 is 50. The result is which is 50-100*3 = -250 (0xFFFFFF06).

Signed Integer Multiply-Subtract High with Saturation: simshs 6 4 1 0



Using the same input registers as the previous instruction, and still looking at the least significant word for each register, the high 16 bits or registers 0 and 1 are 0, so the result is 50-0*0 = 50 (0x32).

Signed Long Integer Multiply-Add Low with Saturation: slmals 7 2 1 0



Signed Long Integer Multiply-Add High with Saturation: slmahs 8 2 1 0




Same inputs, looking at the low 64-bit fields, since the high 32 bits in registers 0 and 1 are 0, the result is 50+0*0 = 50 (0x32).

Signed Long Integer Multiply-Subtract Low with Saturation: slmsls 9 2 1 0



Looking at the low 64-bit fields again, the low 32 bits in registers 0 and 1 are 100 and 3, respectively, and the 64-bit field in register 2 is 50. The result is 50-100*3 = -250 (0xFFFFFFFFFF66).

Signed Long Integer Multiply-Subtract High with Saturation: slmshs 10 2 1 0



Looking at the high 64-bit fields this time, the high 32 bits in both registers 0 and 1 are 32767, and the 64-bit field in register 2 is 0x7FFFFFE00010000, and the result of (0x7FFFFFE00010000)-32767*32767 = 0x7FFFFFDC001FFFF.

Shift Right Halfword Immediate: shrhi 11 1 0



The least significant 4 bits of register 0 are 0b0100 which is 4. Each halfword in register 1 should be shifted to the right by 4 bits. For example, the least significant halfword is 0x0003, so after shifting is 0x0000. Looking at the second most significant halfword, 0x7FFF, is shifted to become 0x07FF.

Add Word Unsigned: au 12 2 0



This is a standard addition of 32-bit fields. Looking at the least significant word, the sum of 50 (0x32) and 100 (0x64) is 150 (0x96).

Count 1's in halfword: cntih 13 1 0



Only register 1 is used for this function as rs1, and the number of '1' bits are counted for each halfword, and the count is stored in the corresponding word in register 13. For instance, the least significant halfword is 0x0003 or 0b000000000000011 which contains two '1' bits, so the value 2(0x0002) is stored in the resulting register.

Bitwise or: or 14 1 0




This is a standard bitwise or function, where all of the bits in register 1 is ORed with register 0, and you can see the resulting register value is correct.

Broadcast word: bcw 15 1 0



The least significant word of register 1 (0x00000003) is broadcasted to all 4 words in register 15.

Max signed word: maxws 16 1 0



For each of the 4 words in registers 1 and 0, the maximum value is stored in the corresponding word in register 16. For example, the least significant word in register 1 holds 3 and register 0 holds 100, so the value stored in register 16 is 100.

Min signed word: minws 17 1 0



Similar to maxws, it takes the minimum value for each word between the two registers, and in the case of the least significant word again, 3 is the minimum of 3 and 100 so register 16 stores the value 3.

Multiply low halfword unsigned: mlhu 18 1 0



The low 16 bits of each word in registers 0 and 1 are multiplied and stored in the corresponding word in register 18. For example, the least significant word, registers 0 and 1 store values 100 and 3 respectively, so the product is 300 (0x12C).

Add halfword saturated: ahs 19 17 16



Since there was a load immediate instruction for register 16 immediately before this, data forwarding occurs for rs2. The halfwords of registers 16 and 17 are summed and stored in register 19. The least significant halfwords store values 100 and 3, so the sum is 103 (0x67). In the case of the second most significant halfwords, the sum of 32767 + 32767 exceeds the maximum value for a 16-bit signed value, so it is saturated to 0x7FFF.

Multiply by sign saturated: mlhss 21 1 0



The value of each halfword in register 1 is multiplied by the sign of the corresponding halfword in register 0. For the second most significant halfword, 0x7FFF is multiplied by a positive sign, so the result is 0x7FFF. For the third most significant halfword, 150 (0x0096) is multiplied by a negative sign and becomes -150 (0xFF6A).



This simply flips all of the bits in register 1 and stores the result in register 22.




This takes the least significant 5 bits of every word in register 9 and rotates the bits in the corresponding word in register 3 by that amount to the right and stores the result in 23. The least significant word in register 3 is 0x0000015E or 0b0000000000000000000000001011110. The least significant 5 bits in the corresponding word in 9 is 00110 or 6. Rotating this by 6 bits, you get 0b0111100000000000000000000000000101 or 0x78000005.



This subtracts the contents of each word in register 2 by the contents in the corresponding word in register 1, and stores the result in the corresponding word in register 24. Looking at the least significant word, register 2 holds 50 (0x32) and register 1 holds 3 (0x03), so the result is 47 (0x2F).

Subtract from halfword saturated: sfhs 25 1 2



This subtracts the signed halfwords of register 2 by register 1 and stores the result in the corresponding halfword in register 25. You can see saturation occurs in the second most significant halfword, where -2 is subtracted by 32767, which is less than the minimum value of a 16-bit signed integer, so the result is 0x8000. Looking at the least significant halfword, 50 (0x32) subtracted by 3 (0x03) is 47 (0x2F).

Conclusion:

We were able to verify that all of our individual components of the four stage pipeline function properly and do so for a wide variety of inputs including edge cases as well. When we put each of these components together for the pipeline, we initially found that some errors started to appear. We recognized that calling nop instructions immediately after some other instruction affected that other instruction from being performed. The example of this that we noticed was when we called nop after a li instruction, that the li instruction never wrote back to the register. The problem seemed to have been a timing issue in the register module, as adding in a couple of other relevant signals to the sensitivity list of the process fixed this issue. It also seemed as though the order of our instructions also comes into play as if the same few li instructions are reordered, the resulting registers in the register file will have different values, which did not make sense because the logic is the same. Another issue we ran into was due to attempting to use output signals as an input after assigning a value to that output in the register module. Signals in VHDL, however, are not necessarily able to be treated like variables in many other programming languages. The final issue that needed to be addressed to see the entire design work as intended was using the std_match function in the ALU when checking the opcode input. Initially, we were just using the '=' operator to compare and opcode to a vector which included "don't care" values. This did not work, as the '=' operator expects exact input to match, including "don't cares" in the specified locations, whereas, std match will allow any value in the input vector to match with a "don't care." Finally, we were able to see the entire pipelined processor perform operations as intended, with all timing on operations working perfectly, including data forwarding for registers being modified and then read, in back-to-back instructions.