


ESE 345 Final Project Report

By Kenneth Procacci and Matthew Huber

Goals:

The main goal of this project was to implement a 4-stage pipelined multimedia unit of a set of instructions using VHDL. This set of instructions are similar to those in Sony Cell SPU and Intel SSE architectures. The project served as a reminder and an opportunity for us to work with and improve our skills with VHDL. The project was designed in a way for us to work on smaller components pertaining to each of the stages and finally combine the components into the complete pipelined multimedia unit. The components included a multimedia alu, instruction buffers, register file, forwarding unit, and clock-edge sensitive pipeline buffers. When working on the project, we found that testing and simulating each component separately in Aldec Active-HDL before using it in the completed project made the debugging process much easier.

Block Diagram:



This diagram shows the 4-stage pipeline. Stage 1 is called the Instruction Fetch (IF) stage, and this is where the instruction buffer receives the machine instructions as input from a text file. The program counter is incremented upon every clock cycle, and its value determines which instruction to be output by the instruction buffer. Next, stage 2 is called the Instruction Decode (ID) stage. This is where the process retrieves the 25-bit instruction containing the addresses of the registers to be read and the register to write. It breaks up the instruction into its necessary components used in the ALU. It reads the data at each of the register addresses and outputs those values to the ALU. The register module also takes in a reg_write control signal, and the address and data for the destination register currently being written to in stage 4, which will only be used if the reg_write signal is asserted from the write back stage (Stage 4). Next, stage 3 is called the Execution Stage (EX), which is the actual multimedia ALU. In this stage, the values of the registers being operated on first each pass through a multiplexor, which determines if the register values should be coming from the register file, or from the writeback stage of the pipeline. The control signal for each mux is determined by the forwarding unit, which takes in the reg_write signal and the 128 bit data value from the write back stage. During this stage, any computations necessary are performed on the register values that were read, and output is a new value to be stored in the destination register rd. The final stage (Stage 4) is the Write Back stage, (WB). This stage takes the 128 bit data to be written to rd and the 5 bit address to the specific register being written to, The WB stage also determines if the reg_write signal should be asserted or not, which

in turn returns to the forwarding unit and the register file, and functions as these components were described earlier.

Assembler:

The format of the 25-bit machine code instructions is as follows:

Load immediate:

24	23	21	20	5	4	0
0	Load index	16-bit immediate			rd	

Multiply-add and multiply-subtract r4-instruction format:

24	23	22	21	20	19	15	14	10	9	5	4	0
1	0	Long/int	Subtract/add	High/low	rs3	rs2	rs1	rd				

- Includes simals, simahs, simsls, simshs, slmals, slmahs, slmsls, slmshs

R3-instruction format:

24	23	22	15	14	10	9	5	4	0
1	1	opcode	rs2	rs1		rd			

- Includes nop, shrhi, au, cntih, ahs, or, bcw, maxws, minws, mlhu, mlhss, and, invb, rotw, sfwu, sfhs

```
if instruction.startswith("li"):
    instr_list = instruction.rsplit(" ")
    mach_code = "0" + str(bin2(int(instr_list[2]))).zfill(3) + str(bin2(int(instr_list[3]))).zfill(16) + str
elif instruction.startswith("simal"):
    instr_list = instruction.rsplit(" ")
    mach_code = "10000" + str(bin2(int(instr_list[4]))).zfill(5) + str(bin2(int(instr_list[3]))).zfill(5) + str
elif instruction.startswith("simahs"):
    instr_list = instruction.rsplit(" ")
    mach_code = "10001" + str(bin2(int(instr_list[4]))).zfill(5) + str(bin2(int(instr_list[3]))).zfill(5) + str
elif instruction.startswith("simsls"):
    instr_list = instruction.rsplit(" ")
    mach_code = "10010" + str(bin2(int(instr_list[4]))).zfill(5) + str(bin2(int(instr_list[3]))).zfill(5) + str
elif instruction.startswith("simshs"):
    instr_list = instruction.rsplit(" ")
    mach_code = "10011" + str(bin2(int(instr_list[4]))).zfill(5) + str(bin2(int(instr_list[3]))).zfill(5) + str
elif instruction.startswith("slmals"):
    instr_list = instruction.rsplit(" ")
    mach_code = "10100" + str(bin2(int(instr_list[4]))).zfill(5) + str(bin2(int(instr_list[3]))).zfill(5) + str
elif instruction.startswith("slmahs"):
    instr_list = instruction.rsplit(" ")
    mach_code = "10101" + str(bin2(int(instr_list[4]))).zfill(5) + str(bin2(int(instr_list[3]))).zfill(5) + str
```


The assembler we wrote to get the machine code inputs for the instruction buffer was completed in python. The snippet provided shows the format of the assembler; it is simply a pre-made if-else list that checks for all possible instructions that could be fed into the pipeline. It converts the instructions from a pseudo MIPS code to machine code and inputs that into the buffer.

The assembly instructions can be entered into the input file on separate lines for the assembler as follows:

- Load immediate: li rd index imm
- R4-instruction: instr rd rs1 rs2 rs3
- R3-instruction: instr rd rs1 rs2

The instruction buffer is stage 1 of the pipeline, or the instruction fetch stage. It simply reads the text file of the list of 25-bit machine code instructions and store the instructions into an array. The PC counter acts as the index of the array and increments on every clock cycle. The buffer then outputs the instruction at that index. The instruction buffer can hold up to 64 instructions. This is a very simple testbench for the instruction cycle, and the waveform shows a new instruction being passed through on every clock cycle.

Waveform:



Register Module:

```


14 entity register_module is
15 port (
16     -- 25-bit instruction passed through the instruction buffer
17     full_instr : in std_logic_vector (24 downto 0);
18     -- Data to update the register file from the write back stage
19     reg_write : in std_logic;
20     write_index : in std_logic_vector (4 downto 0);
21     data : in std_logic_vector (127 downto 0);
22     reset : in std_logic;
23     -- Output signals to be fed to the ALU
24     rs1 : out std_logic_vector (127 downto 0);
25     rs2 : out std_logic_vector (127 downto 0);
26     rs3 : out std_logic_vector (127 downto 0);
27     opcode : out std_logic_vector (7 downto 0);
28     load_index : out std_logic_vector (2 downto 0);
29     imm : out std_logic_vector (15 downto 0);
30     instr : out std_logic_vector (1 downto 0);
31     rs1_addr : out std_logic_vector (4 downto 0);
32     rs2_addr : out std_logic_vector (4 downto 0);
33     rs3_addr : out std_logic_vector (4 downto 0);
34     rd_addr : out std_logic_vector (4 downto 0);
35 );
36 end register_module;
37
38 architecture behavioral of register_module is
39     -- Stores the data of each of the 32 registers
40     type registerArray is array (0 to 31) of std_logic_vector(127 downto 0);
41     signal registers : registerArray := (others => (others => '0'));
42     signal line_content : std_logic_vector (127 downto 0);
43     variable line_num : line;
44 begin
45     process (full_instr, reset, registers, reg_write, data, write_index)
46     file file_pointer : text;
47     variable line_content : std_logic_vector (127 downto 0);
48     variable line_num : line;
49     begin
50         --report "Write index : " & to_string(write_index);
51         --report "Write value : " & to_string(data);
52         --report "reg_write : " & to_string(reg_write);
53         -- update the register from the write back only if the reg_write signal is '1'
54         if reg_write = '1' then
55             registers(to_integer(unsigned(write_index))) <= data;
56         end if;
57         -- Reset all register values to 0 if reset is '1'
58         if reset = '1' then
59             for i in 0 to 31 loop
60                 registers(i) <= std_logic_vector(to_unsigned(0, 128));
61             end loop;
62         end if;
63     end process;
64
65     -- Identify if the instruction is either load immediate, multiply-add and multiply-subtract r4-i
66     -- or r3-instruction format. Then, decode the 25-bit instruction into its necessary fields to be
67     if full_instr(24) = '0' then
68         -- LOAD IMMEDIATE --
69         instr <= "00";
70         load_index <= full_instr(23 downto 21);
71         imm <= full_instr(20 downto 5);
72         rs1_addr <= full_instr(4 downto 0);
73         rs1 <= registers(to_integer(unsigned(full_instr(4 downto 0))));
74     else
75         instr <= full_instr(24 downto 23);
76         if full_instr(23) = '0' then
77             -- R4 INSTRUCTIONS
78             opcode <= "00000" & full_instr(22 downto 20);
79             rs3_addr <= full_instr(19 downto 15);
80             rs3 <= registers(to_integer(unsigned(full_instr(19 downto 15))));
81             rs2_addr <= full_instr(14 downto 10);
82             rs2 <= registers(to_integer(unsigned(full_instr(14 downto 10))));
83             rs1_addr <= full_instr(9 downto 5);
84             rs1 <= registers(to_integer(unsigned(full_instr(9 downto 5))));
85         else
86             -- R3 INSTRUCTIONS
87             opcode <= "0000" & full_instr(18 downto 15);
88             rs2_addr <= full_instr(14 downto 10);
89             rs2 <= registers(to_integer(unsigned(full_instr(14 downto 10))));
90             rs1_addr <= full_instr(9 downto 5);
91             rs1 <= registers(to_integer(unsigned(full_instr(9 downto 5))));
92         end if;
93     end if;
94
95     -- The address for writing the result is the same part of every 25-bit instruction format
96     rd_addr <= full_instr(4 downto 0);
97
98     -- Update the registers text file with the current values of the registers
99     file_open (file_pointer, "registers.txt", WRITE_MODE);
100     for i in 0 to 31 loop
101         write (line_num, to_string(i) & " : " & to_string(registers(i)(127 downto 112)) & " "
102             & to_string(registers(i)(111 downto 96)) & " " & to_string(registers(i)(95 downto 80)) & " "
103             & to_string(registers(i)(79 downto 64)) & " " & to_string(registers(i)(63 downto 48)) & " "
104             & to_string(registers(i)(47 downto 32)) & " " & to_string(registers(i)(31 downto 16)) & " "
105             & to_string(registers(i)(15 downto 0)));
106         writeline (file_pointer, line_num);
107     end loop;
108     file_close (file_pointer);
109 end process;
110
111 end behavioral;
112

```

The register module is stage 2 of the pipeline, or the instruction decode stage, and its function can be thought of as twofold. First, it receives three inputs from stage 4 of the pipeline (writeback), including a register address, data to be written to that address, and a register write signal that must be asserted for writing to occur. The register module stores an array of 32 128-bit registers that is both read from, and written to when the reg_write signal is asserted. The data of this array is also written to a registers.txt file that can be viewed during/after simulation. The other function of the register module is reading in the 25-bit instruction and breaking it into

In this testbench, we instantiate several examples of inputs including some instructions with an asserted `reg_write` signal and some without.

Our waveform:

[illegible]

Sample function code snippet: SignedIntegerMultiplySubtractLowWithSaturation (simsls)

```
begin
    for i in 0 to 3 loop
        reg1 := signed(rs1(32*i + 31 downto 32*i));
        if (reg1(31) = '1') then
            newreg1 := '1' & reg1;
        else
            newreg1 := '0' & reg1;
        end if;

        product := signed(rs3(32*i + 15 downto 32*i)) * signed(rs2(32*i + 15 downto 32*i));
        if (product(31) = '1') then
            newproduct := '1' & product;
        else
            newproduct := '0' & product;
        end if;

        result := newreg1 - newproduct;

        if result > to_signed(int_max, 33) then
            result := to_signed(int_max, 33);
        elsif result < to_signed(int_min, 33) then
            result := to_signed(int_min, 33);
        end if;

        rd_temp(32*i + 31 downto 32*i) := std_logic_vector(result(31 downto 0));
    end loop;
    return rd_temp;
end function;
```

```
begin
    process (ctrl1, ctrl2, ctrl3, val1, val2, val3, wbval)
    begin
        if ctrl1 = '1' then
            val1_out <= wbval;
        else
            val1_out <= val1;
        end if;
        if ctrl2 = '1' then
            val2_out <= wbval;
        else
            val2_out <= val2;
        end if;
        if ctrl3 = '1' then
            val3_out <= wbval;
        else
            val3_out <= val3;
        end if;
    end process;
end
```

On the left is a snippet of code from our multiplexer, which checks if the values to be computed require an up-to-date value from a register that is currently being written to. If the forwarding unit on the right determines that an input register address being used in stage 3 is the same as an address currently being written to in stage 4, it will send a respective control signal to the multiplexer, which will then update the value of the necessary register(s) to achieve accurate results in computation during stage 3.

Buffers

```

1 -- A buffer between the instruction fetch and instruction decode stages (stages 1 & 2)
2 -- On each clock cycle, the instruction read from the instruction buffer is simply
3 -- passed through to stage 2 (the register module)
4
5 library ieee;
6 use ieee.std_logic_1164.all;
7 use ieee.numeric_std.all;
8
9 entity if_id is
10     port (
11         clock : in std_logic;
12         instruction_in : in std_logic_vector(24 downto 0);
13         instruction_out : out std_logic_vector(24 downto 0)
14     );
15 end if_id;
16
17 architecture structural of if_id is
18 begin
19     process(clock, instruction_in)
20     begin
21         if rising_edge(clock) then
22             instruction_out <= instruction_in;
23         end if;
24     end process;
25 end structural;

```

```

1 -- A buffer between the instruction decode and execution stages (stages 2 & 3)
2 -- On each clock cycle, each of the output values from the decoding stage is simply
3 -- passed through to the ALU for execution.
4
5 library ieee;
6 use ieee.std_logic_1164.all;
7 use ieee.numeric_std.all;
8
9 entity id_ex is
10     port (
11         instruction : in std_logic_vector(24 downto 0);
12         val1 : in std_logic_vector(127 downto 0);
13         val2 : in std_logic_vector(127 downto 0);
14         val3 : in std_logic_vector(127 downto 0);
15         rd_addr : in std_logic_vector(4 downto 0);
16         opcode : in std_logic_vector(7 downto 0);
17         load_index : in std_logic_vector(2 downto 0);
18         imm : in std_logic_vector(15 downto 0);
19         instr : in std_logic_vector(1 downto 0);
20         rs1_addr, rs2_addr, rs3_addr : in std_logic_vector(4 downto 0);
21         clk : in std_logic;
22         rs1_addr, rs2_addr, rs3_addr : out std_logic_vector(4 downto 0);
23         instruction_out : out std_logic_vector(24 downto 0);
24         opcode_out : out std_logic_vector(7 downto 0);
25         load_index_out : out std_logic_vector(2 downto 0);
26         imm_out : out std_logic_vector(15 downto 0);
27         instr_out : out std_logic_vector(1 downto 0);
28         val1_out : out std_logic_vector(127 downto 0);
29         val2_out : out std_logic_vector(127 downto 0);
30         val3_out : out std_logic_vector(127 downto 0);
31         rd_addr : out std_logic_vector(4 downto 0)
32     );
33 end id_ex;
34
35 architecture structural of id_ex is
36 begin
37     process (clk, instruction, val1, val2, val3, instr, imm, load_index,
38             rd_addr, rs1_addr, rs2_addr, rs3_addr, opcode)
39     begin
40         if rising_edge(clk) then
41             instruction_out <= instruction;
42             val1_out <= val1;
43             val2_out <= val2;
44             val3_out <= val3;
45             instr_out <= instr;
46             imm_out <= imm;
47             load_index_out <= load_index;
48             rd_addr <= rd_addr;
49             rs1_addr <= rs1_addr;
50             rs2_addr <= rs2_addr;
51             rs3_addr <= rs3_addr;
52             opcode_out <= opcode;
53         end if;
54     end process;
55 end structural;

```

```

1 -- A buffer between the execution and write back stages (stages 3 & 4)
2 -- The resulting output register value from the ALU is passed through
3 -- on every clock cycle. This buffer outputs that value, along with a
4 -- reg_write signal and register address to write to.
5
6 library ieee;
7 use ieee.std_logic_1164.all;
8 use ieee.numeric_std.all;
9
10 entity ex_wb is
11     port (
12         rd_addr : in std_logic_vector(4 downto 0);
13         instr : in std_logic_vector(24 downto 0);
14         val : in std_logic_vector(127 downto 0);
15         clk : in std_logic;
16         val_out : out std_logic_vector(127 downto 0);
17         reg_write : out std_logic;
18         rd_addr : out std_logic_vector(4 downto 0)
19     );
20 end ex_wb;
21
22 architecture structural of ex_wb is
23 begin
24     process (clk, instr, val, rd_addr)
25     begin
26         if rising_edge(clk) then
27             --report "rd_addr : " & to_string(rd_addr);
28             --report "val : " & to_string(val);
29             --report "instr : " & to_string(instr);
30             val_out <= val;
31             rd_addr <= rd_addr;
32             --will only not write new value if the instruction is nop
33             reg_write <= '0' when instr = "11000000000000000000000000000000" else '1';
34         end if;
35     end process;
36 end structural;
37
38
39 end structural;

```


The above buffers are used to address the timing issues in having multiple stages. These buffers essentially will read in the output from a previous stage, and on each clock cycle (rising edge), they will output those values to the next stage. For example, the instruction that is output from the instruction buffer (stage 1) can only be read into stage 2 on a rising clock edge, since the IF/ID buffer lies between them, and will only send the value once per clock cycle.


Four-Stage Pipelined Multimedia ALU

```


155 begin
156
157   -- input clk signal, output instruction goes to if_id
158   u1 : instruction_buffer port map (clock => clk, instruction => instr_buff);
159
160   -- input clk signal, input instruction from instruction_buffer, output instruction goes to register_module
161   u2 : if_id port map (clock => clk, instruction_in => instr_buff, instruction_out => instr_reg);
162
163   -- input instruction from if_id, input data for writing comes from ex_wb, outputs decoded instruction
164   u3 : register_module port map (full_instr => instr_reg, reg_write => rw, write_index => write_addr,
165     data => write_val, reset => rst, rs1 => r1, rs2 => r2, rs3 => r3, opcode => opc,
166     imm => imm, load_index => load_in, instr => instr_id, rs1_addr => r1_addr,
167     rs2_addr => r2_addr, rs3_addr => r3_addr, rd_addr => rd_addr);
168
169   -- inputs decoded instruction from register_module, outputs decoded instruction to multimedia_alu.
170   -- outputs rs1, rs2, rs3 addresses to forwarding unit and values to multiplexer
171   u4 : id_ex port map (clk => clk, instruction => instr_reg, val1 => r1, val2 => r2, val3 => r3,
172     rd_addr => rd_addr, opcode => opc, load_index => load_in, imm => imm, instr => instr_id,
173     rs1_addr => r1_addr, rs2_addr => r2_addr, rs3_addr => r3_addr, instruction_out => instr_wb,
174     val1_out => val1, val2_out => val2, val3_out => val3, rd_addr => rd_addr, rs1_addr => r1_addr,
175     rs2_addr => r2_addr, rs3_addr => r3_addr, opcode_out => opc, load_index_out => load_in,
176     imm_out => imm, instr_out => instr_id);
177
178   -- inputs ctrl signals from forwarding_unit, values 1-3 from id_ex, wb value from ex_wb
179   -- outputs rs1, rs2, rs3 values to be used in multimedia_alu
180   u5 : mux port map (ctrl1 => ctrl1, ctrl2 => ctrl2, ctrl3 => ctrl3, val1 => val1, val2 => val2,
181     val3 => val3, wval => write_val, val1_out => val1, val2_out => val2, val3_out => val3);
182
183   -- inputs rs1, rs2, rs3 addresses from id_ex, wb address and reg_write from ex_wb
184   -- outputs multiplexer control signals
185   u6 : forwarding_unit port map (rs1_addr => r1_addr, rs2_addr => r2_addr, rs3_addr => r3_addr,
186     rd_addr => write_addr, reg_write => rw, ctrl1 => ctrl1, ctrl2 => ctrl2, ctrl3 => ctrl3);
187
188   -- inputs rs1, rs2, rs3 values from multiplexer, other decoded parts of instruction from id_ex
189   -- outputs the computed register value to be used in ex_wb
190   u7 : multimedia_alu port map (rs1 => val1, rs2 => val2, rs3 => val3, opcode => opc,
191     load_index => load_in, imm => imm, instr => instr_id, rd => rd);
192
193   -- inputs register value from multimedia_alu, the address to be written to from id_ex
194   -- outputs the value to be written, the address to write to, and the reg_write signal, all
195   -- to be used in the register_module
196   u8 : ex_wb port map (clk => clk, val => rd, instr => instr_wb, rd_addr => rd_addr, val_out => write_val,
197     rd_addr => write_addr, reg_write => rw);
198
199   -- Stage 1
200   instruction2 <= instr_buff;
201
202   -- Stage 2
203   instruction2 <= instr_reg;
204   rs1_val <= r1;
205   rs2_val <= r2;
206   rs3_val <= r3;
207
208   -- Stage 3
209   ctrl1 <= ctrl1;
210   ctrl2 <= ctrl2;
211   ctrl3 <= ctrl3;
212   instruction3 <= instr_wb;
213   rd_val <= rd;
214
215   -- Stage 4
216   reg_write <= rw;
217   write_address <= write_addr;
218   write_value <= write_val;
219
220   rst <= reset;
221

```


The above snippet is of our source code for the overall four-staged pipelined multimedia unit. You can see the mappings of all the ports to many different signals to connect each component of this project to one another. At the bottom, you can see the output ports of this unit which are then used to illustrate the waveform shown below.




Above is the testbench written to verify the completed four stage pipelined multimedia ALU. It simply generates a clock waveform to be used and writes relevant values to a results.txt file, which can be seen below.




Signed Integer Multiply-Subtract Low with Saturation: simsls 5 4 1 0




Signed Integer Multiply-Subtract High with Saturation: simshs 6 4 1 0



Signed Long Integer Multiply-Add Low with Saturation: slmals 7 2 1 0



Signed Long Integer Multiply-Add High with Saturation: slmahs 8 2 1 0



Signal name	Value	492	496	500	504	508	512	516	520	524	528	532	536	540	544	548	552	ns
JUI_clk	1																	
JUI_reset	0																	
JUI_instruction	1800000	1800449 1700444 1800000																
JUI_instruction2	1800000	1500448 1600449 1700444 1800000																
JUI_r1_val	00007FFFFF00100000000000000000000064	00007FFFFF00100000000000000000000064 00007FFFFF00100000000000000000000064 00007FFFFF00100000000000000000000064																
JUI_r2_val	00007FFFFF00100000000000000000000064	00007FFFFF00100000000000000000000064 00007FFFFF00100000000000000000000064 00007FFFFF00100000000000000000000064																
JUI_r3_val	00007FFFFF00100000000000000000000064	00007FFFFF00100000000000000000000064 00007FFFFF00100000000000000000000064 00007FFFFF00100000000000000000000064																
JUI_instruction3	1700444	1400447 1500448 1600449 1700444																
JUI_rd_val	7FFFFFFFDC00100000000000000000000032	7FFFFFFFDC000000000000000000000000015E 7FFFFFFFDC0000000000000000000000000032 7FFFFFFFDC0000000000000000000000000032																
JUI_control0	0																	
JUI_control2	0																	
JUI_control3	0																	
JUI_write_address	09	06 07 08 09																
JUI_write_value	7FFFFFFF680001000000000000000000000064	7FFFFFFF680001000000000000000000000064 7FFFFFFF680001000000000000000000000064 7FFFFFFF680001000000000000000000000064																
JUI_reg_write	1																	

Signal name	Value	912	516	520	524	528	532	536	540	544	548	552	556	560	564	568	572	576	580	
<code>/J/ clk</code>	1																			
<code>/J/ reset</code>	0																			
<code>/J/ instruction</code>	1800000	170044A 1 1800000																		
<code>/J/ instruction2</code>	1800000	1600449 170044A 2 1800000																		
<code>/J/ rs1_val</code>	00007FFF00010000000000000000000064	7FFFFFFE00100000000000000000000032 00007FFF001000000000000000000064																		
<code>/J/ rs2_val</code>	00007FFF00010000000000000000000064	00007FFF00010000000000000000000000 00007FFF001000000000000000000064																		
<code>/J/ rs3_val</code>	00007FFF00010000000000000000000064	00007FFF00010000000000000000000000 00007FFF001000000000000000000064																		
<code>/J/ instruction3</code>	1800000	1500448 1600449 170044A 3 1800000																		
<code>/J/ rd_val</code>	7FFFFFFF0C010FFFF000000000000000032	7FFFFFFF40000001000000000000000032 7FFFFFFF8000100000FFFFFFFFFFFFFFFF06 7FFFFFFF0C010FFFF0000000000000032																		
<code>/J/ control1</code>	0																			
<code>/J/ control2</code>	0																			
<code>/J/ control3</code>	0																			
<code>/J/ wrte_address</code>	0A	07 08 09 0A 4																		
<code>/J/ wrte_value</code>	7FFFFFFF0C010FFFF000000000000000032	7FFFFFFF0C010FFFF000000000000000032 7FFFFFFF40000001000000000000000032 7FFFFFFF8000100000FFFFFFFFFFFFFFFF06																		
<code>/J/ req_wrte</code>	1																			

[illegible][illegible]

This is a standard addition of 32-bit fields. Looking at the least significant word, the sum of 50 (0x32) and 100 (0x64) is 150 (0x96).

[illegible]

Signal name	Value	676	680	684	688	692	696	700	704	708	712	716	720	724	728	732	736	ns			
$\text{J}T_clk$	1																				
$\text{J}T_reset$	0																				
$\text{J}T_instruction$	1840031	182802E																	183803F	1840031	
$\text{J}T_instruction2$	1838030	1818020																	182802E	183802F	1838039
$\text{J}T_rs1_val$	00007FFF096000000000000000000003	00007FFF05960000000000000000000003																	00007FFF05960000000000000000000003	1840031	
$\text{J}T_rs2_val$	80007FFF00100000000000000000000064	80007FFF00100000000000000000000064																	80007FFF00100000000000000000000064	1840031	
$\text{J}T_rs3_val$	00007FFF00010000000000000000000064	00007FFF00010000000000000000000064																	00007FFF00010000000000000000000064	1840031	
$\text{J}T_instruction3$	183802F	181802C																	182802E	183802F	1838039
$\text{J}T_rd_val$	00000000300000003000000030000003	00007FFF00020000000000000000000096																	00000000F0004000000000000000000003	183802F	
$\text{J}T_control1$	0																				
$\text{J}T_control2$	0																				
$\text{J}T_control3$	0																				
$\text{J}T_write_address$	0E	00																	0C	00	0E
$\text{J}T_write_value$	00007FFF00970000000000000000000067	80007FFF00918000000000000000000064																	80007FFF50002000000000000000000096	8000000000004000000000000000000002	
$\text{J}T_req_write$	1																				

[illegible]

Signal name	Value	-716	-720	-724	-728	-732	-736	-740	-744	-748	-752	-756	-760	-764	-768	-772	-776	ns				
<i>/J1 clk</i>	1																					
<i>/J1 reset</i>	0																					
<i>/J1 instruction</i>	1800000	1838030																	1840031	1848032	1800000	
<i>/J1 instruction2</i>	1848032	183802F																	1838030	1840031	1848032	
<i>/J1 rs1_val</i>	00007FFF00906000000000000000000003																		00007FFF00906000000000000000000003			
<i>/J1 rs2_val</i>	80007FFFF0010000000000000000000064																		00007FFF00906000000000000000000004			
<i>/J1 rs2_val2</i>	00007FFFF0010000000000000000000064																		00007FFF00906000000000000000000004			
<i>/J1 instruction3</i>	1840031	182802E																	183802F	1838030	1848031	
<i>/J1 rd_val</i>	80007FFFF0010000000000000000000003	80007FFF00906000000000000000000067																	0000000030000000300000003000000003	00007FFF00906000000000000000000004		
<i>/J1 control1</i>	0																					
<i>/J1 control2</i>	0																					
<i>/J1 control3</i>	0																					
<i>/J1 write_address</i>	10	00																	00	0F	10	
<i>/J1 write_value</i>	00007FFF00906000000000000000000064	00000000F0040000000000000000000002																	80007FFF00906000000000000000000067	0000000030000000300000003000000003		
<i>/J1 req_write</i>	1																					

For each of the 4 words in registers 1 and 0, the maximum value is stored in the corresponding word in register 16. For example, the least significant word in register 1 holds 3 and register 0 holds 100, so the value stored in register 16 is 100.

Signal name	Value	732	736	740	744	748	752	756	760	764	768	772	776	780	784	788	792	796	799
<i>JU clk</i>	1																		
<i>JU reset</i>	0																		
<i>JU instruction</i>	1800000	1840031 1840032 1800000 795 022 ps																	
<i>JU instruction2</i>	1838030																		
<i>JU r1_val</i>	80007FFF001000000000000000000064	80007FFF000950950000000000000000 1840032 1800000																	
<i>JU r2_val</i>	80007FFF001000000000000000000064	80007FFF000135000000000000000064																	
<i>JU r3_val</i>	00007FFF000100000000000000000064	00007FFF000185000000000000000064																	
<i>JU instruction3</i>	1848032	1838030 1840031 1848032																	
<i>JU rd_val</i>	3FFF0001000000000000000000000012C	00009000300000003000000000000003 00007FFF000950950000000000000064 80007FFF000100000000000000000003																	
<i>JU control1</i>	0																		
<i>JU control2</i>	0																		
<i>JU control3</i>	0																		
<i>JU write_address</i>	11	0E 0F 10 11 4																	
<i>JU write_value</i>	80007FFF000100000000000000000003	80007FFF000970000000000000000067 00009001300000013000000130000003 00007FFF000950950000000000000064																	
<i>JU reg_write</i>	1																		

Signal name	Value	756	760	764	768	772	776	780	784	788	792	796	800	804	808	812	ns
<i>!U_clk</i>	1																
<i>!U_reset</i>	0																
<i>!U_instruction</i>	0EFFFF0	[815780 ps]															
<i>!U_instruction2</i>	1800000																
<i>!U_r1_val</i>	80007FFF001000000000000000000064																
<i>!U_r2_val</i>	80007FFF001000000000000000000064																
<i>!U_r3_val</i>	00007FFF001000000000000000000064																
<i>!U_instruction3</i>	1800000																
<i>!U_rd_val</i>	3FFF0010000000000000000000000012C																
<i>!U_control1</i>	0																
<i>!U_control2</i>	0																
<i>!U_control3</i>	0																
<i>!U_write_address</i>	12																
<i>!U_write_value</i>	3FFF0010000000000000000000000012C																
<i>!U_reg_wntie</i>	1																

[illegible][illegible]

Invert bits: `invb 22 1 0`



This takes the least significant 5 bits of every word in register 9 and rotates the bits in the corresponding word in register 3 by that amount to the right and stores the result in 23. The least significant word in register 3 is 0x0000015E or 0b0000000000000000000000000101011110. The least significant 5 bits in the corresponding word in 9 is 00110 or 6. Rotating this by 6 bits, you get 0b01111000000000000000000000000101 or 0x78000005.

This subtracts the contents of each word in register 2 by the contents in the corresponding word in register 1, and stores the result in the corresponding word in register 24. Looking at the least significant word, register 2 holds 50 (0x32) and register 1 holds 3 (0x03), so the result is 47 (0x2F).

Subtract from halfword saturated: sfhs 25 1 2

Signal name	Value	972	976	980	984	988	992	996	1000	1004	1008	1012	1016	1020	1024	1028	1032	ns
!U clk	1																	
!U reset	0																	
!U instruction	0CFFFE0																	
!U instruction2	0A00020																	
!U rs1_val	80007FFF800000000000000000000064																	
!U rs2_val	7FFFFFFE000100000000000000000032																	
!U rs3_val	00007FFF000100000000000000000064																	
!U instruction3	0000C80																	
!U rd_val	80007FFF800000000000000000000064																	
!U control1	0																	
!U control2	0																	
!U control3	0																	
!U write_address	19																	
!U write_value	7FFF8000FF680000000000000000002F																	
!U reg_write	1																	

This subtracts the signed halfwords of register 2 by register 1 and stores the result in the corresponding halfword in register 25. You can see saturation occurs in the second most significant halfword, where -2 is subtracted by 32767, which is less than the minimum value of a 16-bit signed integer, so the result is 0x8000. Looking at the least significant halfword, 50 (0x32) subtracted by 3 (0x03) is 47 (0x2F).

Conclusion:

We were able to verify that all of our individual components of the four stage pipeline function properly and do so for a wide variety of inputs including edge cases as well. When we put each of these components together for the pipeline, we initially found that some errors started to appear. We recognized that calling nop instructions immediately after some other instruction affected that other instruction from being performed. The example of this that we noticed was when we called nop after a li instruction, that the li instruction never wrote back to the register. The problem seemed to have been a timing issue in the register module, as adding in a couple of other relevant signals to the sensitivity list of the process fixed this issue. It also seemed as though the order of our instructions also comes into play as if the same few li instructions are reordered, the resulting registers in the register file will have different values, which did not make sense because the logic is the same. Another issue we ran into was due to attempting to use output signals as an input after assigning a value to that output in the register module. Signals in VHDL, however, are not necessarily able to be treated like variables in many other programming languages. The final issue that needed to be addressed to see the entire design work as intended was using the std_match function in the ALU when checking the opcode input. Initially, we were just using the '=' operator to compare and opcode to a vector which included "don't care" values. This did not work, as the '=' operator expects exact input to match, including "don't cares" in the specified locations, whereas, std_match will allow any value in the input vector to match with a "don't care." Finally, we were able to see the entire pipelined processor perform operations as intended, with all timing on operations working perfectly, including data forwarding for registers being modified and then read, in back-to-back instructions.