


ESE 345 Final Project Report

By Kenneth Procacci and Matthew Huber

The main goal of this project was to implement a 4-stage pipelined multimedia unit of a set of instructions using VHDL. This set of instructions are similar to those in Sony Cell SPU and Intel SSE architectures. The project served as a reminder and an opportunity for us to work with and improve our skills with VHDL. The project was designed in a way for us to work on smaller components pertaining to each of the stages and finally combine the components into the complete pipelined multimedia unit. The components included a multimedia alu, instruction buffers, register file, forwarding unit, and clock-edge sensitive pipeline buffers. When working on the project, we found that testing and simulating each component separately in Aldec Active-HDL before using it in the completed project made the debugging process much easier.

Block Diagram:



This diagram shows the 4-stage pipeline. Stage 1 is called the Instruction Fetch (IF) stage, and this is where the instruction buffer receives the machine instructions as input from a text file. The program counter is incremented upon every clock cycle, and its value determines which instruction to be output by the instruction buffer. Next, stage 2 is called the Instruction Decode (ID) stage. This is where the process retrieves the 25-bit instruction containing the addresses of the registers to be read and the register to write. It breaks up the instruction into its necessary components used in the ALU. It reads the data at each of the register addresses and outputs those

values to the ALU. The register module also takes in a `reg_write` control signal, and the address and data for the destination register currently being written to in stage 4, which will only be used if the `reg_write` signal is asserted from the write back stage (Stage 4). Next, stage 3 is called the Execution Stage (EX), which is the actual multimedia ALU. In this stage, the values of the registers being operated on first each pass through a multiplexor, which determines if the register values should be coming from the register file, or from the writeback stage of the pipeline. The control signal for each mux is determined by the forwarding unit, which takes in the `reg_write` signal and the 128 bit data value from the write back stage. During this stage, any computations necessary are performed on the register values that were read, and output is a new value to be stored in the destination register `rd`. The final stage (Stage 4) is the Write Back stage, (WB). This stage takes the 128 bit data to be written to `rd` and the 5 bit address to the specific register being written to, The WB stage also determines if the `reg_write` signal should be asserted or not, which in turn returns to the forwarding unit and the register file, and functions as these components were described earlier.

Assembler:

The format of the 25-bit machine code instructions is as follows:

Load immediate:

24	23	21	20	5	4	0
0	Load index			16-bit immediate		rd

Multiply-add and multiply-subtract r4-instruction format:

24	23	22	21	20	19	15	14	10	9	5	4	0		
1	0	Long/int		Subtract/add		High/low		rs3		rs2		rs1		rd

- Includes `simals`, `simahs`, `simsls`, `simshs`, `slmals`, `slmahs`, `slmsls`, `slmshs`

R3-instruction format:

24	23	22	15	14	10	9	5	4	0
1	1	opcode		rs2		rs1		rd	

- Includes `nop`, `shrhi`, `au`, `cntih`, `ahs`, `or`, `bcw`, `maxws`, `minws`, `mlhu`, `mlhss`, `and`, `invb`, `rotw`, `sfwu`, `sfhs`

```
if instruction.startswith("li"):
    instr_list = instruction.rsplit(" ")
    mach_code = "0" + str(bin2(int(instr_list[2]))).zfill(3) + str(bin2(int(instr_list[3]))).zfill(16) + str
elif instruction.startswith("simals"):
    instr_list = instruction.rsplit(" ")
    mach_code = "10000" + str(bin2(int(instr_list[4]))).zfill(5) + str(bin2(int(instr_list[3]))).zfill(5) +
elif instruction.startswith("simahs"):
    instr_list = instruction.rsplit(" ")
    mach_code = "10001" + str(bin2(int(instr_list[4]))).zfill(5) + str(bin2(int(instr_list[3]))).zfill(5) +
elif instruction.startswith("simsls"):
    instr_list = instruction.rsplit(" ")
    mach_code = "10010" + str(bin2(int(instr_list[4]))).zfill(5) + str(bin2(int(instr_list[3]))).zfill(5) +
elif instruction.startswith("simshs"):
    instr_list = instruction.rsplit(" ")
    mach_code = "10011" + str(bin2(int(instr_list[4]))).zfill(5) + str(bin2(int(instr_list[3]))).zfill(5) +
elif instruction.startswith("slmals"):
    instr_list = instruction.rsplit(" ")
    mach_code = "10100" + str(bin2(int(instr_list[4]))).zfill(5) + str(bin2(int(instr_list[3]))).zfill(5) +
elif instruction.startswith("slmahs"):
    instr_list = instruction.rsplit(" ")
    mach_code = "10101" + str(bin2(int(instr_list[4]))).zfill(5) + str(bin2(int(instr_list[3]))).zfill(5) +
```

The assembler we wrote to get the machine code inputs for the instruction buffer was completed in python. The snippet provided shows the format of the assembler; it is simply a pre-made if-else list that checks for all possible instructions that could be fed into the pipeline. It converts the instructions from a pseudo MIPS code to machine code and inputs that into the buffer.

The assembly instructions can be entered into the input file on separate lines for the assembler as follows:

- Load immediate: `li rd index imm`
- R4-instruction: `instr rd rs1 rs2 rs3`
- R3-instruction: `instr rd rs1 rs2`

The screenshot shows a code editor with two tabs: `mips_instructions.txt` and `output.txt`. The `mips_instructions.txt` tab is active, displaying a list of MIPS assembly instructions. The `output.txt` tab shows the corresponding 32-bit machine code for each instruction. The instructions are numbered from 7 to 43. The machine code is displayed in hexadecimal format.

Line	MIPS Instruction	Machine Code (Hex)
7	<code>li 2 0 50</code>	<code>000000000000000011001000010</code>
8	<code>li 2 5 1</code>	<code>01010000000000000000100010</code>
9	<code>li 2 7 32767</code>	<code>01101111111111111111100010</code>
10	<code>li 2 6 65534</code>	<code>01101111111111111111100010</code>
11	<code>nop</code>	<code>11000000000000000000000000</code>
12	<code>nop</code>	<code>11000000000000000000000000</code>
13	<code>nop</code>	<code>11000000000000000000000000</code>
14	<code>li 3 4 10</code>	<code>01000000000000000101000011</code>
15	<code>nop</code>	<code>11000000000000000000000000</code>
16	<code>nop</code>	<code>11000000000000000000000000</code>
17	<code>nop</code>	<code>11000000000000000000000000</code>
18	<code>nop</code>	<code>11000000000000000000000000</code>
19	<code>simals 3 2 1 0</code>	<code>100000000000010001000011</code>
20	<code>simahs 4 2 1 0</code>	<code>100010000000010001000100</code>
21	<code>simsls 5 4 1 0</code>	<code>100100000000010010000101</code>
22	<code>simshs 6 4 1 0</code>	<code>100110000000010010000110</code>
23	<code>slmals 7 2 1 0</code>	<code>101000000000010001000111</code>
24	<code>slmahs 8 2 1 0</code>	<code>101010000000010001001000</code>
25	<code>slmsls 9 2 1 0</code>	<code>101100000000010001001001</code>
26	<code>slmshs 10 2 1 0</code>	<code>101110000000010001001010</code>
27	<code>nop</code>	<code>11000000000000000000000000</code>
28	<code>nop</code>	<code>11000000000000000000000000</code>
29	<code>nop</code>	<code>11000000000000000000000000</code>
30	<code>shrhi 11 1 0</code>	<code>1100000001000000000101011</code>
31	<code>li 0 7 32768</code>	<code>01111000000000000000000000</code>
32	<code>au 12 2 0</code>	<code>11000000100000000001001100</code>
33	<code>cntih 13 1 0</code>	<code>1100000011000000000101101</code>
34	<code>or 14 1 0</code>	<code>1100000101000000000101110</code>
35	<code>bcw 15 1 0</code>	<code>1100000110000000000101111</code>
36	<code>maxws 16 1 0</code>	<code>1100000111000000000110000</code>
37	<code>minws 17 1 0</code>	<code>1100001000000000000110001</code>
38	<code>mlhu 18 1 0</code>	<code>11000100100000000110010</code>
39	<code>nop</code>	<code>11000000000000000000000000</code>
40	<code>nop</code>	<code>11000000000000000000000000</code>
41	<code>li 16 7 32767</code>	<code>0110111111111111111110000</code>
42	<code>ahs 19 17 16</code>	<code>1100000100100001000110011</code>
43	<code>mlhu 20 19 0</code>	<code>1100001001000001001110100</code>

Design Procedure and Testbenches:

Instruction Buffer:


```
begin
  process (clock)
    file file_pointer : text;
    variable line_content : std_logic_vector (24 downto 0);
    variable line_num : line;
    variable j : integer := 0;
  begin
    file_open (file_pointer, "output.txt", READ_MODE);
    while ((not endfile(file_pointer)) and j < 64) loop
      readline (file_pointer, line_num);
      READ (line_num, line_content);
      instructions(j) <= line_content;
      j := j + 1;
    end loop;
    file_close (file_pointer);
  end process;

  process(clock)
    variable PC : integer := 0;
  begin
    if rising_edge(clock) then
      if (PC < 64) then
        instruction <= instructions(PC);
      end if;
      PC := PC + 1;
    end if;
  end process;
end behavioral;
```

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4 use work.all;
5
6 entity instruction_buffer_tb is
7 end instruction_buffer_tb;
8
9 architecture tb_architecture of instruction_buffer_tb is
10
11   -- stimulus signals
12   signal clock : std_logic := '0';
13   signal instruction : std_logic_vector (24 downto 0);
14
15   constant period : time := 10ns;
16
17   begin
18
19     -- Unit Under Test port map
20     UUT : entity instruction_buffer
21       port map (
22         clock => clock,
23         instruction => instruction
24       );
25
26     clk : process -- system clock
27     begin
28       for i in 0 to 1032 loop
29         wait for period;
30         clock <= not clock;
31       end loop;
32     end process;
33
34   end tb_architecture;
```

The instruction buffer is stage 1 of the pipeline, or the instruction fetch stage. It simply reads the text file of the list of 25-bit machine code instructions and store the instructions into an array. The PC counter acts as the index of the array and increments on every clock cycle. The buffer then outputs the instruction at that index. The instruction buffer can hold up to 64 instructions. This is a very simple testbench for the instruction buffer, and the waveform shows a new instruction being passed through on every clock cycle.

Waveform:



Signal name	Value	0	20	40	60	80	100	ns
<input checked="" type="checkbox"/> <code>nr_full_instr</code>	0E0BB81	0000C80 X 0BD4C00 X 06034E0 X 0200040 X 0400960 X 110 187 ps						
<input checked="" type="checkbox"/> <code>nr_reg_write</code>	1							
<input checked="" type="checkbox"/> <code>nr_write_index</code>	02	00 X 02						
<input checked="" type="checkbox"/> <code>nr_data</code>	0000001000000000000000001000010000	0000001000000000000000001000010000						
<input checked="" type="checkbox"/> <code>nr_reset</code>	0							
<input checked="" type="checkbox"/> <code>nr_rs1</code>	0000001000000000000000001000010000	0000001000000000000000001000010000						
<input checked="" type="checkbox"/> <code>nr_rs2</code>	UUUUUUUUUUUUUUUUUUUUUUUUUUUU...	UU						
<input checked="" type="checkbox"/> <code>nr_rs3</code>	UUUUUUUUUUUUUUUUUUUUUUUUUUUU...	UU						
<input checked="" type="checkbox"/> <code>nr_opcode</code>	-U	-U						
<input checked="" type="checkbox"/> <code>nr_load_index</code>	7	0 X 5 X 3 X 1 X 2 X 7						
<input checked="" type="checkbox"/> <code>nr_imm</code>	05DC	0064 X EA60 X 01A7 X 0002 X 004B X 05DC						
<input checked="" type="checkbox"/> <code>nr_instr</code>	0	0						

[illegible]

Sample function code snippet: SignedIntegerMultiplySubtractLowWithSaturation (simsls)

The multimedia ALU is stage 3 of the pipeline, or the execution stage, and it essentially performs any computations necessary to output the resulting register value for a given operation. The inputs are the decoded components of the instruction from stage 2, and the input register values are the values read in the register module, unless data forwarding occurs, in which case one of the values (rs1, rs2, rs3) will be replaced by the value in the writeback stage (stage 4). The above code is an example of one of the implementations, the `simsls` instruction.

In our comprehensive testbench, we set an example for every instruction of the code. We just change the instr and opcode value and keep the register values the same for simplicity's sake.

Buffers

```

1  -- A buffer between the instruction fetch and instruction decode stages (stages 1 & 2)
2  -- On each clock cycle, the instruction read from the instruction buffer is simply
3  -- passed through to stage 2 (the register module)
4
5  library ieee;
6  use ieee.std_logic_1164.all;
7  use ieee.numeric_std.all;
8
9  entity if_id is
10     port (
11         clock : in std_logic;
12         instruction_in : in std_logic_vector(24 downto 0);
13         instruction_out : out std_logic_vector(24 downto 0)
14     );
15 end if_id;
16
17 architecture structural of if_id is
18 begin
19     process(clock, instruction_in)
20     begin
21         if rising_edge(clock) then
22             instruction_out <= instruction_in;
23         end if;
24     end process;
25 end structural;
26
27 -- A buffer between the execution and write back stages (stages 3 & 4)
28 -- The resulting output register value from the ALU is passed through
29 -- on every clock cycle. This buffer outputs that value, along with a
30 -- reg_write signal and register address to write to.
31
32 library ieee;
33 use ieee.std_logic_1164.all;
34 use ieee.numeric_std.all;
35
36 entity ex_wb is
37     port (
38         rd_addr : in std_logic_vector (4 downto 0);
39         instr : in std_logic_vector(24 downto 0);
40         val : in std_logic_vector (127 downto 0);
41         clk : in std_logic;
42         val_out : out std_logic_vector (127 downto 0);
43         reg_write : out std_logic;
44         rd_addr : out std_logic_vector (4 downto 0)
45     );
46 end ex_wb;
47
48 architecture structural of ex_wb is
49 begin
50     process (clk, instr, val, rd_addr)
51     begin
52         if rising_edge(clk) then
53             --report "rd_addr : " & to_string(rd_addr);
54             --report "val : " & to_string(val);
55             --report "instr : " & to_string(instr);
56             val_out <= val;
57             rd_addr <= rd_addr;
58             -- will only not write new value if the instruction is nop
59             reg_write <= '0' when instr = "110000000000000000000000" else '1';
60         end if;
61     end process;
62 end structural;
63
64 -- A buffer between the instruction decode and execution stages (stages 2 & 3)
65 -- On each clock cycle, each of the output values from the decoding stage is simply
66 -- passed through to the ALU for execution.
67
68 library ieee;
69 use ieee.std_logic_1164.all;
70 use ieee.numeric_std.all;
71
72 entity id_ex is
73     port (
74         instruction : in std_logic_vector(24 downto 0);
75         val1 : in std_logic_vector (127 downto 0);
76         val2 : in std_logic_vector (127 downto 0);
77         val3 : in std_logic_vector (127 downto 0);
78         rd_addr : in std_logic_vector (4 downto 0);
79         opcode : in std_logic_vector (7 downto 0);
80         load_index : in std_logic_vector (2 downto 0);
81         imm : in std_logic_vector (15 downto 0);
82         instr : in std_logic_vector (1 downto 0);
83         rs1_addr, rs2_addr, rs3_addr : in std_logic_vector (4 downto 0);
84         clk : in std_logic;
85         rs1_add, rs2_add, rs3_add : out std_logic_vector (4 downto 0);
86         instruction_out : out std_logic_vector(24 downto 0);
87         opcode_out : out std_logic_vector (7 downto 0);
88         load_index_out : out std_logic_vector (2 downto 0);
89         imm_out : out std_logic_vector (15 downto 0);
90         instr_out : out std_logic_vector (1 downto 0);
91         val1_out : out std_logic_vector (127 downto 0);
92         val2_out : out std_logic_vector (127 downto 0);
93         val3_out : out std_logic_vector (127 downto 0);
94         rd_addr : out std_logic_vector (4 downto 0)
95     );
96 end id_ex;
97
98 architecture structural of id_ex is
99 begin
100     process (clk, instruction, val1, val2, val3, instr, imm, load_index,
101             rd_addr, rs1_addr, rs2_addr, rs3_addr, opcode)
102     begin
103         if rising_edge(clk) then
104             instruction_out <= instruction;
105             val1_out <= val1;
106             val2_out <= val2;
107             val3_out <= val3;
108             instr_out <= instr;
109             imm_out <= imm;
110             load_index_out <= load_index;
111             rd_addr <= rd_addr;
112             rs1_add <= rs1_addr;
113             rs2_add <= rs2_addr;
114             rs3_add <= rs3_addr;
115             opcode_out <= opcode;
116         end if;
117     end process;
118 end structural;

```

The above buffers are used to address the timing issues in having multiple stages. These buffers essentially will read in the output from a previous stage, and on each clock cycle (rising edge), they will output those values to the next stage. For example, the instruction that is output from the instruction buffer (stage 1) can only be read into stage 2 on a rising clock edge, since the IF/ID buffer lies between them, and will only send the value once per clock cycle.


Four-Stage Pipelined Multimedia ALU

```

155 begin
156
157 -- input clk signal, output instruction goes to if_id
158 u1 : instruction_buffer port map (clock => clk, instruction => instr_buff);
159
160 -- input clk signal, input instruction from instruction_buffer, output instruction goes to register_module
161 u2 : if_id port map (clock => clk, instruction_in => instr_buff, instruction_out => instr_reg);
162
163 -- input instruction from if_id, input data for writing comes from ex_wb, outputs decoded instruction
164 u3 : register_module port map (full_instr => instr_reg, reg_write => rw, write_index => write_addr,
165 data => write_val, reset => rst, rs1 => r1, rs2 => r2, rs3 => r3, opcode => opc,
166 imm => imm, load_index => load_in, instr => instr_id, rs1_addr => r1_addr,
167 rs2_addr => r2_addr, rs3_addr => r3_addr, rd_addr => rd_addr);
168
169 -- inputs decoded instruction from register_module, outputs decoded instruction to multimedia_alu.
170 -- outputs rs1, rs2, rs3 addresses to forwarding unit and values to multiplexer
171 u4 : id_ex port map (clk => clk, instruction => instr_reg, val1 => r1, val2 => r2, val3 => r3,
172 rd_addr => rd_addr, opcode => opc, load_index => load_in, imm => imm, instr => instr_id,
173 rs1_addr => r1_addr, rs2_addr => r2_addr, rs3_addr => r3_addr, instruction_out => instr_wb,
174 val1_out => val1, val2_out => val2, val3_out => val3, rd_addr => rd_addr, rs1_addr => r1_addr_1,
175 rs2_addr => r2_addr_1, rs3_addr => r3_addr_1, opcode_out => opc_1, load_index_out => load_in_1,
176 imm_out => imm_1, instr_out => instr_id_1);
177
178 -- inputs ctrl signals from forwarding_unit, values 1-3 from id_ex, wb value from ex_wb
179 -- outputs rs1, rs2, rs3 values to be used in multimedia_alu
180 u5 : mux port map (ctrl1 => ctrl1, ctrl2 => ctrl2, ctrl3 => ctrl3, val1 => val1, val2 => val2,
181 val3 => val3, wval => write_val, val1_out => val1_1, val2_out => val2_1, val3_out => val3_1);
182
183 -- inputs rs1, rs2, rs3 addresses from id_ex, wb address and reg_write from ex_wb
184 -- outputs multiplexer control signals
185 u6 : forwarding_unit port map (rs1_addr => r1_addr_1, rs2_addr => r2_addr_1, rs3_addr => r3_addr_1,
186 rd_addr => write_addr, reg_write => rw, ctrl1 => ctrl1, ctrl2 => ctrl2, ctrl3 => ctrl3);
187
188 -- inputs rs1, rs2, rs3 values from multiplexer, other decoded parts of instruction from id_ex
189 -- outputs the computed register value to be used in ex_wb
190 u7 : multimedia_alu port map (rs1 => val1_1, rs2 => val2_1, rs3 => val3_1, opcode => opc_1,
191 load_index => load_in_1, imm => imm_1, instr => instr_id_1, rd => rd);
192
193 -- inputs register value from multimedia_alu, the address to be written to from id_ex
194 -- outputs the value to be written, the address to write to, and the reg_write signal, all
195 -- to be used in the register_module
196 u8 : ex_wb port map (clk => clk, val => rd, instr => instr_wb, rd_addr => rd_addr, val_out => write_val,
197 rd_addr => write_addr, reg_write => rw);
198
199 -- Stage 1
200 instruction <= instr_buff;
201
202 -- Stage 2
203 instruction2 <= instr_reg;
204 rs1_val <= r1;
205 rs2_val <= r2;
206 rs3_val <= r3;
207
208 -- Stage 3
209 ctrl1 <= ctrl1;
210 ctrl2 <= ctrl2;
211 ctrl3 <= ctrl3;
212 instruction3 <= instr_wb;
213 rd_val <= rd;
214
215 -- Stage 4
216 reg_write <= rw;
217 write_address <= write_addr;
218 write_value <= write_val;
219
220 rst <= reset;
221

```

The above snippet is of our source code for the overall four-staged pipelined multimedia unit. You can see the mappings of all the ports to many different signals to connect each component of this project to one another. At the bottom, you can see the output ports of this unit which are then used to illustrate the waveform shown below.



As you can see from the image above, we have a pipelined multimedia unit with four stages. Each instruction fed into the instruction buffer at the first stage is stepped through the next three stages, one per clock cycle.


[illegible]

Instruction execution:

[illegible]


As you can see, the first load immediate instruction loads the value 100 (0x64) into halfword at index 0 of register 0. The instruction moves through the 4 stages, computing the correct register value in stage 3 and writing the value to the correct register.

Signed Integer Multiply-Add Low with Saturation: simals 3 2 1 0




This operation should read the values from registers 0, 1, and 2, multiply the low 16 bits of every word field in registers 0 and 1, add the resulting word to the respective word fields of register 2, and store the result in register 3. For example, using the least significant word, $100 \times 3 + 50 = 350$, which is 0x15E.

Signed Integer Multiply-Add High with Saturation: simahs 4 2 1 0




Using the same input registers and still looking at the least significant word, the high 16 bits in registers 0 and 1 are both 0, and the value of the word in register 2 is 50, so $0 \times 0 + 50 = 50$ (0x32).

Signed Integer Multiply-Subtract Low with Saturation: simsls 5 4 1 0




Using the input registers `rs1=4`, `rs2=1`, `rs3=0`, data forwarding occurs since register 4 is currently being written to from the previous instruction. While looking at the least significant word, the low 16 bits of `rs2` is 3, `rs3` is 100, and `rs1` is 50. The result is which is $50 - 100 \times 3 = -250$ (0xFFFFF06).

Signed Integer Multiply-Subtract High with Saturation: simshs 6 4 1 0




Using the same input registers as the previous instruction, and still looking at the least significant word for each register, the high 16 bits or registers 0 and 1 are 0, so the result is $50-0*0 = 50$ (0x32).

Signed Long Integer Multiply-Add Low with Saturation: smals 7 2 1 0




Using these input registers and looking at the most significant 64-bit fields, the result of $(9*16^5 + 6*16^4)*(1*16^4) + (0x7FFFFFFE00010000)$ is greater than the maximum positive integer value of a 64-bit signed integer, so it is saturated to 0x7FFFFFFF.

Signed Long Integer Multiply-Add High with Saturation: smahs 8 2 1 0




Same inputs, looking at the low 64-bit fields, since the high 32 bits in registers 0 and 1 are 0, the result is $50+0*0 = 50$ (0x32).

Signed Long Integer Multiply-Subtract Low with Saturation: slmsls 9 2 1 0



Looking at the low 64-bit fields again, the low 32 bits in registers 0 and 1 are 100 and 3, respectively, and the 64-bit field in register 2 is 50. The result is $50-100*3 = -250$ (0xFFFFFFF06).


Signed Long Integer Multiply-Subtract High with Saturation: slmshs 10 2 1 0



Looking at the high 64-bit fields this time, the high 32 bits in both registers 0 and 1 are 32767,


and the 64-bit field in register 2 is 0x7FFFFFFE00010000, and the result of $(0x7FFFFFFE00010000) - 32767 * 32767 = 0x7FFFFFFDC001FFFF$.

Shift Right Halfword Immediate: shrhi 11 1 0




The least significant 4 bits of register 0 are 0b0100 which is 4. Each halfword in register 1 should be shifted to the right by 4 bits. For example, the least significant halfword is 0x0003, so after shifting is 0x0000. Looking at the second most significant halfword, 0x7FFF, is shifted to become 0x07FF.

Add Word Unsigned: au 12 2 0




This is a standard addition of 32-bit fields. Looking at the least significant word, the sum of 50 (0x32) and 100 (0x64) is 150 (0x96).

Count 1's in halfword: cntih 13 1 0




Only register 1 is used for this function as rs1, and the number of '1' bits are counted for each halfword, and the count is stored in the corresponding word in register 13. For instance, the least significant halfword is 0x0003 or 0b0000000000000011 which contains two '1' bits, so the value 2 (0x0002) is stored in the resulting register.

Bitwise or: or 14 1 0




This is a standard bitwise or function, where all of the bits in register 1 is ORed with register 0, and you can see the resulting register value is correct.

Broadcast word: bcw 15 1 0




The least significant word of register 1 (0x00000003) is broadcasted to all 4 words in register 15.

Max signed word: maxws 16 1 0




For each of the 4 words in registers 1 and 0, the maximum value is stored in the corresponding word in register 16. For example, the least significant word in register 1 holds 3 and register 0 holds 100, so the value stored in register 16 is 100.

Min signed word: minws 17 1 0




Similar to maxws, it takes the minimum value for each word between the two registers, and in the case of the least significant word again, 3 is the minimum of 3 and 100 so register 16 stores the value 3.

Multiply low halfword unsigned: mlhu 18 1 0




The low 16 bits of each word in registers 0 and 1 are multiplied and stored in the corresponding word in register 18. For example, the least significant word, registers 0 and 1 store values 100 and 3 respectively, so the product is 300 (0x12C).

Add halfword saturated: ahs 19 17 16




Since there was a load immediate instruction for register 16 immediately before this, data forwarding occurs for rs2. The halfwords of registers 16 and 17 are summed and stored in register 19. The least significant halfwords store values 100 and 3, so the sum is 103 (0x67). In the case of the second most significant halfwords, the sum of 32767 + 32767 exceeds the maximum value for a 16-bit signed value, so it is saturated to 0x7FFF.

Multiply by sign saturated: mlhss 21 1 0



The value of each halfword in register 1 is multiplied by the sign of the corresponding halfword in register 0. For the second most significant halfword, 0x7FFF is multiplied by a positive sign, so the result is 0x7FFF. For the third most significant halfword, 150 (0x0096) is multiplied by a negative sign and becomes -150 (0xFF6A).

Invert bits: invb 22 1 0



This simply flips all of the bits in register 1 and stores the result in register 22.

Rotate bits in word: `rotrw 23 3 9`

[illegible]

This takes the least significant 5 bits of every word in register 9 and rotates the bits in the corresponding word in register 3 by that amount to the right and stores the result in 23. The least significant word in register 3 is 0x0000015E or 0b0000000000000000000000000101011110. The least significant 5 bits in the corresponding word in 9 is 00110 or 6. Rotating this by 6 bits, you get 0b01111000000000000000000000000101 or 0x78000005.

Subtract from word unsigned: sfwu 24 1 2

[illegible]

This subtracts the contents of each word in register 2 by the contents in the corresponding word in register 1, and stores the result in the corresponding word in register 24. Looking at the least significant word, register 2 holds 50 (0x32) and register 1 holds 3 (0x03), so the result is 47 (0x2F).

Subtract from halfword saturated: sfhs 25 1 2

[illegible]

This subtracts the signed halfwords of register 2 by register 1 and stores the result in the corresponding halfword in register 25. You can see saturation occurs in the second most significant halfword, where -2 is subtracted by 32767, which is less than the minimum value of a 16-bit signed integer, so the result is 0x8000. Looking at the least significant halfword, 50 (0x32) subtracted by 3 (0x03) is 47 (0x2F).

Conclusion:

We were able to verify that all of our individual components of the four stage pipeline function properly and do so for a wide variety of inputs including edge cases as well. When we put each of these components together for the pipeline, we initially found that some errors started to appear. We recognized that calling nop instructions immediately after some other instruction affected that other instruction from being performed. The example of this that we noticed was when we called nop after a li instruction, that the li instruction never wrote back to the register. The problem seemed to have been a timing issue in the register module, as adding in a couple of other relevant signals to the sensitivity list of the process fixed this issue. It also seemed as though the order of our instructions also comes into play as if the same few li instructions are reordered, the resulting registers in the register file will have different values, which did not make sense because the logic is the same. Another issue we ran into was due to attempting to use output signals as an input after assigning a value to that output in the register module. Signals in VHDL, however, are not necessarily able to be treated like variables in many other programming languages. The final issue that needed to be addressed to see the entire design work as intended was using the std_match function in the ALU when checking the opcode input. Initially, we were just using the '=' operator to compare and opcode to a vector which included "don't care" values. This did not work, as the '=' operator expects exact input to match, including "don't cares" in the specified locations, whereas, std_match will allow any value in the input vector to match with a "don't care." Finally, we were able to see the entire pipelined processor perform operations as intended, with all timing on operations working perfectly, including data forwarding for registers being modified and then read, in back-to-back instructions.