

Search...

Q

Subjects V

Log in

Join

Hw4-soln .pdf

School

Columbia University *
*We aren't endorsed by this school

Course ENG COMS3827

Subject

Computer Science

Date **Apr 25, 2023**

Pages 10


Home

Uploaded by CountThunderSeaLion31 on coursehero.com

🖒 Helpful

√ Unhelpful

Home / Computer Science



Homework help you can count on

HW #4 Solutions

CSEE W3827 - Fundamentals of Computer Systems Spring 2023

Topics: flip-flops, state design, sequential circuit design

Note that this homework has 3 HARDER problems and is 9 pages long.

Warmup Problems

- 1. Build
 - (a) a T flip-flop out of a D flip-flop and combinational circuitry.

Answer: Let's build this circuit such that the output of the D flip-flop is t flip-flop we are attempting to build. First, let's design the state table, wh the T flip-flop, the current value stored in the D flip-flop, and the desire the T flip-flop).

$$\begin{array}{ccccc} \ln & D(t) & D(t+1) \\ 0 & 0 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \end{array}$$

Since the value fed into the D flip-flop at time t will equal its output at ti to the D flip-flop is the right-most column of our state table. Note thi and existing states, is simply $In \oplus D(t)$.

(b) a D flip-flop out of a T flip-flop and combinational circuitry.

Answer: Using a similar approach as above, we consider the input and of flip-flop, and determine the next value we need the T flip-flop to hold in behavior of a D flip-flop. Note T(t+1) should just match the input to property.

flop. Our state table must contain one additional column that shows the v_t into the T flip-flop at time t such that it goes from its value (at time t) to the to hold at time t+1.

In	T(t)	T(t+1)	T_{In}
0	0	0	0
0	1	0	1
1	0	1	1
1	1	1	0

1

2. Build a seque	ntial circuit that returns	1 whenever the	last 3 inputs (INCLUDING the
cal				

Answer:

OUT

IN D Q D Q

CLK

3. Build a sequential circuit that returns 1 whenever the last 3 inputs (PRIOR to the cur

Answer:

IN DQ DQ DQ

CLK

2

Harder Problems

1. A special flip-flop is formed from three latches, arranged in sequence. The first normal flip-flop: the leader latch's enable is attached to the clock, and the followe complement of the clock. The third latch, which follows the follower, is also att different about the outputs of this flip-flop?

Answer: A normal, 2-latch flip flop reads its input during the up-pulse (or changes its output on the down pulse (or up-edge). This one delays the half cycle, so that the output changes at the same time the new input is "locked" i latch

2. Design a circuit using JK flip-flops that takes in a binary streamB $B_1B_2B_3 \cdots$ and stream received thusfar (i.e., $B_1B_1 \cdots B_{t-1}B_t$), when read as an unsigned binary m is divisible by 3.

The following table depicts a sample input stream and what should be output.

t	0	1	2	3	4	5	6	7	8
In(t)	0	0	1	1	0	0	1	0	0
Val of input	0	0	4	12	12	12	76	76	76
val mod 3	0	0	1	0	0	0	1	1	1
output	1	1	0	1	1	1	0	0	0

Hint: The value of the new hit starts as equal to 1 which is 1 mod 3, then is 2 which

is back to 1 mod 3, etc.

(a) Draw the state machine, numbering your states in an "obvious" manner. You m starts in the right state at time $\,t=0\,$.

3

Answer:

This problem can actually be solved using only 3 states, but the explanation suffice it to solve this problem using 6 states.

Each state tracks two pieces of information: the first is the current value mod have to track this value since it determines the output). The second piece of value to be added when the current input is a 1. An important observation is being 1 which adds 2^i to the overall value changes the value mod 3 by 1 w 2 when i is odd. Thus, we have to track whether the current timeslot is an odd timeslot. Hence, a state will track the current value mod 2 (0,1, or 2) and clock cycle is an even (0) or odd (1) clock cycle.



Note in the above state machine, each state ABC is represented as bits AB that represent the current value mod 3 (not including the current inpu the value 2^C that the current input has mod 3. Note that in this state machine the value that in ludes the urrent input equals 0 mod 3, i.e., we output 1

state where $\,AB=00$. Note also that the red arrows on the margins indicate where the transition page.

(b) Give the algebraic formula (simplified as much as possible) for the J and K ir also for the output.

Answer:

		tim	e t		t + 1	tir	ne t	t + 1	tin	ne t
A	В	C	In	Out	A	J_A	K_A	В	J_B	K_B
0	0	0	0	1	0	0	X	0	0	X
0	0	0	1	0	0	0	X	1	1	X
0	0	1	0	1	0	0	X	0	0	X
0	0	1	1	0	1	1	X	0	0	X
0	1	0	0	0	0	0	X	1	X	0
0	1	0	1	0	1	1	X	0	X	1
0	1	1	0	0	0	0	X	1	X	0
0	1	1	1	1	0	0	X	0	X	1
1	0	0	0	0	1	X	0	0	0	X
1	0	0	1	1	0	X	1	0	0	X
1	0	1	0	0	1	X	0	0	0	X
1	0	1	1	0	0	X	1	1	1	X
1	1	0	0	X	X	X	X	X	X	X
1	1	0	1	X	X	X	X	X	X	X
1	1	1	0	X	X	X	X	X	X	X
1	1	1	1	X	X	X	X	X	X	X

Answer continued on next page.

4

Answer: Continued from previous page

AB C	In 00	01	11	10	C AB	In 00	01	11
					00			
01	0	1	0	0	01	X	X	X
11	X	X	X	X	11	X	X	X
10	X	X	X	X	10	0	1	1

$$J_B = \bar{A}\bar{C}In + ACIn$$

$$K_B = In$$

Obviously: $J_C = K_C = 1$.

Out =
$$A\bar{C}In + BCIn + \bar{A}\bar{B}In$$

5

3. Consider a sequential circuit that reads in an input X(t) during clock cycle t. The sequence 011. Design the sequential circuit (i.e., give simplified algebraic express each of the following versions:

(a) If the second 1 amirror duming cleak arrals to then the simplify should autout a

(a)	If the second 1 antives during clock cycle ι ,	men me cheun should output a
	otherwise outputs a 0.	
		6
		V

Answer:

To design this state machine, there needs to be a state that indicates that a received, then a state that indicates that thusfar 01 has been received. Whe if a 1 is received, the machine can output 1. Last, there must also be state the sequence has not yet been initiated (i.e., a 1 has been received withou preceding it or without a 01 immediately preceding it. Since 3 states needs to be described by (at minimum) a 2-bit sequence, A(t)B(t). Ar to the not-yet-initiated state, 01 to the received-0 state, and 10 to the received

1/0		0/0		1/0	
	00 {}		01 {0}	0/0	10 {01}
			1/1		

A(t)	B(t)	In(t)	Out(t)	A(t+1)	B(t+1)
0	0	0	0	0	1
0	0	1	0	0	0
0	1	0	0	0	1
0	1	1	0	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	X	X	X
1	1	1	X	X	X

$$A(t+1) = B(t)In(t)$$

$$B(t+1) = In(t)$$

7

(b) If the second 1 arrives during clock cycle t, then the circuit should output a 1 d and otherwise outputs a 0.

8

Answer: Here, we need 4 states. One that represents the sequence not yet r will use state 00). Another for the 0 having been received (we will use state received (we will use state 11) and another for 011 received (we will use state 0/0

			0/0				
1/0		0/0		1/0		1/0	
	00		01		11		10
	0		{0}	0/0	{01}		{011}
					0/1		
				1/1			

A(t)	B(t)	In(t)	Out(t)	A(t+1)	B(t+1)
0	0	0	0	0	1
0	0	1	0	0	0
0	1	0	0	0	1
0	1	1	0	1	1
1	0	0	1	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	0	1	0

$$\begin{array}{ccc} Out\,(t) = \; A(t)B(t) \\ B \; In & 00 & 01 & 11 & 10 \end{array}$$

$$A(t+1) = B(t)In(t)$$

$$B(t+1) = I(t) + A(t)B(t)$$

9

(c) Suppose the sequence is 111 instead of 011. If at time t, the current and two then a 1 should be output during clock cycle t, and otherwise a 0 should be consecutive outputs of 1 are possible.

Answer:

0/0

0/0


In	A	В	$A'=D_A$	$B'=D_B$	Out
0	0	0	0	0	0
1	0	0	0	1	0
0	0	1	0	0	0
1	0	1	1	0	0
0	1	0	0	0	0
1	1	0	1	1	1
0	1	1	0	0	0
1	1	1	1	1	1

$$D_A = AIn + BIn \qquad \qquad D_B = AIn + \bar{B}In$$



 $\uparrow \downarrow$ Page **1** of 10

Uploaded by CountThunderSeaLion31 on coursehero.com



SUBJECTS LEGAL COMPANY CONNECT Course Sidekick WITH US Copyright, Documents Aerospace Accounting Community Sitemap Facebook Engineering Guidelines, DSA Study Guides Instagram Anatomy Anthropology & other Legal YouTube FAQ Arts & Humanities Astronomy Resources Biology Business Twitter Honor Code Civil Engineering Chemistry Terms Computer Science Communications Academic Economics Electrical Integrity Engineering Cookie Policy English Finance Privacy Policy Geography Geology Do not Sell or Health Science History Share My Industrial Information Personal Info Engineering Systems Law Linguistics Management Marketing Mathematics Material Science Mechanical Medicine Engineering Nursing Philosophy

Political Science

Religion

Statistics

Physics

Psychology

Sociology

Course Sidekick is not sponsored or endorsed by any college or university.