

CND 211: Advanced-Digital Design

Assignment #: 03

Section #: 21

Submitted by:

Student Name	ID
Eslam Asaad Mahmoud	V23010461

```
1
2
3
4 create_clock -period 3 [get_ports clk]
5 set_clock_latency -source -max 0.7 [get_clocks clk]
6 set_clock_latency -max 0.3 [get_clocks clk]
7 set_clock_uncertainty -setup 0.15 [get_clocks clk]
8 set_clock_transition 0.12 [get_clocks clk]
9 set_input_delay -max 0.45 -clock clk [get_ports data*]
10 set_input_delay -max 0.4 -clock clk [get_ports sel]
11 set_output_delay -max 0.5 -clock clk [get_ports out1]
12 set_output_delay -max 2.04 -clock clk [get_ports out2]
13 set_output_delay -max 0.4 -clock clk [get_ports out3]
14 set_input_delay -max 0.3 -clock clk [get_ports Cin*]
15 set_output_delay -max 0.1 -clock clk [get_ports Cout]
16
17 -----
18 set_input_delay -clock clk -max 0.00 [all_inputs_except {clk Cin*}] -clock_fall
   -clock_rise -add_delay_from_cell bufbdl
19 set_input_transition -max 120.0 [get_ports {Cin*}]
20 set_load -max 2 [capacitance_of I cellbufbd7] [all_outputs_except Gout]
21 set_load -max 25.0 [get_ports Cout]
```