

## CND 211: Advanced-Digital Design

Assignment #: 03

Section #: 21

## Submitted by:

Student Name	ID
Eslam Asaad Mahmoud	V23010461

```
2
3
4
    create clock -period 3 [get ports clk]
5
    set_clock_latency -source -max 0.7 [get_clocks clk]
6
    set_clock_latency -max 0.3 [get_clocks clk]
7
    set clock uncertainty -setup 0.15 [get clocks clk]
8
    set clock transition 0.12 [get clocks clk]
9
   set input delay -max 0.45 -clock clk [get ports data*]
10
   set input delay -max 0.4 -clock clk [get ports sel]
11
    set output delay -max 0.5 -clock clk [get ports out1]
12
    set output delay -max 2.04 -clock clk [get ports out2]
    set output delay -max 0.4 -clock clk [get ports out3]
13
14
    set input delay -max 0.3 -clock clk [get ports Cin*]
15
    set output delay -max 0.1 -clock clk [get ports Cout]
16
17
    ______
18
    set input delay -clock clk -max 0.00 [all inputs except {clk Cin*}] -clock fall
    -clock rise -add_delay_from_cell bufbdl
19
    set input transition -max 120.0 [get ports {Cin*}]
20
    set load -max 2 [capacitance of I cellbufbd7] [all_outputs_except Gout]
21
    set load -max 25.0 [get ports Cout]
```