

CND 211: Advanced Digital Design

Midterm Exam #: lab 8

Section #:

Submitted by:

Student Name	ID
Ahmed mokhtar masoud	V23010307
Eslam asaad mahmoud	V23010461
Serbenas seif el-eslam	V23010565
Ahmed Mohamed Rashad	V23009920
Hassan Tarek	V23010729

Submitted to TA: Eng. Hossam

Date: / /2024



Answers

Q.1

link block

false

auto


core_offset {10}

open_block /home/vlsi/lab8/pnr/counter.dlib:pit_top.design set_parasitic_parameters -late_spec maxTLU -early_spec minTLU initialize_floorplan -core_utilization 0.6 -side_ratio {1 1} set app options -name place.coarse.fix hard macros -value set_app_options -name plan.place.auto_create_blockages -value


.... put your script for floor planning

create_placement -floorplan create_block_pin_constraint -allowed_layers {M3 M4 M5 M6} save_block counter.dlib:pit_top.design











Q.2

Task 1

- 1- Type:From Reg(fliflop) To Output Port
- 2- propagation: 3.899 ns
- 3-Tc2q = 0.117 n

slack =

+ 2.066 (+ve slack → No Setup Violation)

4- max frequency = 94.55 GHz

Task 2

- 1- Type: From Input Port to Reg(Fliflip)
- 2- Slack = (+0.95 slack) -> No Violation