

CND: testing and verification project

Mid-term

Section #: 21

Submitted by:

Student Name	ID
Serbenas seif el-eslam	V23010565
Ahmed mokhtar masoud	V23010307
Eslam Asaad mahmoud	V23010461
Ahmed Mohamed rashad	V23009920
Hassan tarek	V23010729

Submitted to TA: Mariam Taher

Date: 21/4/2024



1. Top module:

```
D:/New folder (4)/top_FIFO.sv - Default :
Ln#
1
     module top_FIFO();
 2
        parameter ADDR WIDTH = 5;
 3
          parameter DATA WIDTH = 32;
 4
          parameter fifo_size =2**ADDR_WIDTH;
 5
          bit clk;
 6
 7
      //clock generation
 8
     🗀 initial begin
 9
          forever #1 clk=~clk;
10
      end
11
12
      //interface instance
13
       intf FIFO # ( DATA WIDTH, ADDR WIDTH, fifo size)
14
            intf inst (clk);
15
16
17
       //FIFO INSTANCE
18
       FIFO # ( ADDR_WIDTH, DATA_WIDTH, fifo_size)
19
             FIFO inst(.clk
                                      (intf inst.clk),
20
                                      (intf_inst.data_in),
                       .data in
21
                       .data out
                                    (intf inst.data out),
22
                       .Read enable (intf inst.Read enable),
23
                        .Wr_enable (intf_inst.Wr_enable),
24
                       .full
                                     (intf inst.full),
25
                                     (intf inst.empty),
                       .empty
26
                                     (intf inst.reset));
                       .reset
27
28
       //test bench instance
29
       tb_FIFO test_inst(intf_inst.TB);
30
31
       endmodule
```



```
2. interface file:
D:/New folder (4)/intf_FIFO.sv - Default =
      interface intf FIFO #(parameter DATA WIDTH = 32,ADDR WIDTH = 5,fifo size =2**ADDR WIDTH) (input clk);
  3
  4
          logic reset;
          logic [DATA_WIDTH-1:0] data_in ;
          logic [DATA WIDTH-1:0] data out ;
  6
          logic Wr enable;
          logic Read enable;
  9
          logic full, empty;
 10
 11
 12
        // Clocking block for synchronous operations
 13
        clocking clk b @(posedge clk) ;
 14
 15
            output data in;
 16
            output Wr_enable;
 17
            output Read_enable;
 18
            input data_out;
 19
          endclocking
 20
       modport TB (clocking clk_b, input full , empty ,data_out, output reset ,data_in ,Wr_enable,Read_enable);
 21
        endinterface
```

3. package that contain class and constraints:

```
D:/New folder (4)/pck.sv - Default ==
Ln#
 1
     package my pck;
 2
 3
     class randomization #(DATA_WIDTH = 32);
 4
       rand bit Wr_enable,Read_enable;
 5
        rand bit [DATA_WIDTH -1:0] data_in;
 6
 7
 8
        constraint nl { data_in[7:0] inside {[100:230]}; }
         constraint n2 { data_in[15:8] inside {[200:255]}; }
10
         constraint n3 { data in [23:16] dist{ [0:100]:=30,[100:200]:=60,[200:255]:=10};}
11
         constraint n4 { Wr_enable dist {0:=40, 1:=60};
12
                         Wr_enable==!Read_enable;
13
14
       constraint n5 {
15
          if (data_in[7:0] > 150)
16
           data_in[31:24] inside {[0:50]};
17
18
             data_in[31:24] inside {[0:255]};
19
20
21
      endclass
22
23
    endpackage
```




4. test bench:


```
D:/New folder (4)/tb_FIFO.sv - Default :
   1
   2
          import my_pck :: *;
   3
       module tb_FIFO (intf_FIFO intf_inst);
   4
   5
   6
           integer i;
   7
   8
          randomization a=new();
   9
  10
          //coveragegroup
       covergroup cover_tb @intf_inst.clk_b ;
coverpoint intf_inst.full;
  11
  12
  13
             coverpoint intf inst.empty;
  14
          endgroup
  15
  16
         cover_tb cov=new();
  17
  18
       initial begin
  19
           intf_inst.reset=0; #1;
  20
            intf_inst.reset=1; #1;
  21
  22
       白
            for(i=0;i<1000;i++) begin
  23
  24
                intf inst.reset=0;
                assert (a.randomize());
  25
  26
                intf_inst.Wr_enable= a.Wr_enable;
                intf_inst.Read_enable= a.Read_enable;
  27
  28
                intf_inst.data_in=
                                         a.data_in;
  29
                @intf inst.clk b ;
  30
  31
             end
  32
          $stop;
```

```
cover_tb cov=new();
B initial begin
           intf inst.reset=0; #1;
           intf inst.reset=1; #1;
          for(i=0;i<1000;i++) begin
                      intf inst.reset=0;
                      assert (a.randomize());
                      intf inst.Wr_enable= a.Wr_enable;
                      intf inst.Read enable= a.Read enable;
                      intf_inst.data_in= a.data_in;
                      @intf inst.clk b ;
           end
        istop:
        end
      //assertations
      assert property (8(intf_inst.clk_b) disable iff(intf_inst.reset)(intf_inst.Wr_enable & !intf_inst.full) (=> (FIFO_inst.write_ptr)===past(FIFO_inst.write_ptr)==101;
      cower property (8(intf_inst.clk_b) disable iff(intf_inst.reset)(intf_inst.Wr enable & !intf_inst.full) (=> (FIFO_inst.wride_ptr)==0past(FIFO_inst.write_ptr)+1'dl);
      assert property (8(intf inst.clk b) disable iff(intf inst.reset) (intf inst.data in [7:0] > 8'd150) |-> ((intf inst.data in [31:24] >= 8'd0) & (intf inst.data in [31:24] >= 8'd0) & (in
     cover property (@(intf_inst.clk_b)disable iff(intf_inst.cset)(intf_inst.data_in [7:0] > 8'd150) |-> ((intf_inst.data_in[31:24] >= 8'd0) ss (intf_inst.data_in [31:24] >= 8'd0)));
   endmodule
```



5. Waveform:





6. Do file

```
vlib work
vlog FIFO.v tb_FIFO.sv +cover
vsim -voptargs=+acc work.top_FIFO -cover
add wave *
coverage save top_FIFO.ucdb -onexit
vcover report top_FIFO.ucdb -details -all -annotate -output report.txt
run -all
```



7. Report:

```
Coverage Report by instance with details
--- Instance: /top_FIF0/FIF0_inst
--- Design Unit: work.FIFO
Branch Coverage:
                            Bins
                                    Hits Misses Coverage
  Enabled Coverage
                            6
                                    6
                                            0 100.00%
   Branches
-----Branch Details------
Branch Coverage for instance /top_FIF0/FIF0_inst
             Item
                                   Count
                                           Source
 File FIFO.v
 -----IF Branch-----
                                    1001
                                           Count coming in to IF
   22
               1
                                                 if(reset) begin
   28
                1
                                    449
                                            else if( Wr_enable && ~full) begin
                                     551
                                           All False Count
Branch totals: 3 hits of 3 branches = 100.00%
           -----IF Branch-----
                                     895
                                            Count coming in to IF
  37
                1
                                      1
                                                  if(reset) begin
   42
                1
                                     386
                                                  else if( Read_enable && ~empty) begin
                                           All False Count
                                     508
Branch totals: 3 hits of 3 branches = 100.00%
Condition Coverage:
                          Bins Covered Misses Coverage
  Enabled Coverage
                                            0 100.00%
                             4
   Conditions
-----Condition Details-----
Condition Coverage for instance /top_FIF0/FIF0_inst --
------Focused Condition View------
Line 28 Item 1 (Wr_enable && ~full)
Condition totals: 2 of 2 input terms covered = 100.00%
 Input Term Covered Reason for no coverage Hint
  Wr_enable
      full
   Rows: Hits FEC Target
                                    Non-masking condition(s)
 Row 1: 1 Wr_enable_0
Row 2: 1 Wr_enable_1
Row 3: 1 full_0
Row 4: 1 full_1
                                     ~full
                                     Wr_enable
                                     Wr_enable
-----Focused Condition View------
Line 42 Item 1 (Read_enable && ~empty)
Condition totals: 2 of 2 input terms covered = 100.00%
  Input Term Covered Reason for no coverage Hint
 Read_enable
     empty
           Hits FEC Target Non-masking condition(s)
 Rows: Hits FEC Target Non-masking condition(s)
```



```
Hits FEC Target
                                       Non-masking condition(s)
          1 Read_enable_0
1 Read_enable_1
1 empty_0
1 empty_1
 Row 1:
Row 2:
Row 3:
Row 4:
                                        ~empty
Read_enable
                                        Read_enable
Expression Coverage:
Enabled Coverage
                              Bins Covered Misses Coverage
                              2 2 0 100.00%
   Expressions
  -----Expression Details------
Expression Coverage for instance /top_FIFO/FIFO_inst --
Line 18 Item 1 (write_ptr == read_ptr)
Expression totals: 1 of 1 input term covered = 100.00%
             Input Term Covered Reason for no coverage Hint
 (write_ptr == read_ptr) Y
             Hits FEC Target
                                           Non-masking condition(s)
 Row 1: 1 (write_ptr == read_ptr)_0 -
Row 2: 1 (write_ptr == read_ptr)_1 -
Line 19 Item 1 (read_ptr == (write_ptr + 1))
Expression totals: 1 of 1 input term covered = 100.00%
                 Input Term Covered Reason for no coverage Hint
                   Input Term Covered Reason for no coverage Hint
  (read_ptr == (write_ptr + 1))
             Hits FEC Target
                                                   Non-masking condition(s)
          -----
                                                    -----
            1 (read_ptr == (write_ptr + 1))_0 -
1 (read_ptr == (write_ptr + 1))_1 -
  Row 1:
 Row 2:
Statement Coverage:
                               Bins
   Enabled Coverage
                                         Hits Misses Coverage
                                                -----
                                         ----
                                14
                                          14
                                                  0 100.00%
   Statements
-----Statement Details-----
Statement Coverage for instance /top FIFO/FIFO inst --
   Line
               Item
                                        Count
                                                  Source
  File FIFO.v
                                                  module FIFO #(parameter
   1
                                                                       = 5,
   2
                                                      ADDR WIDTH
                                                      DATA_WIDTH
                                                                        = 32,
   3
                                                                         =2**ADDR WIDTH
```

fifo_size

input reset,

)(

input clk,

4

5

6

7

7 | Page



```
7
                                                   input reset,
8
                                                   input Wr_enable,
                                                  input reg [DATA_WIDTH-1:8] data_in,
                                                   input Read_enable,
10
                                                   output full,
11
12
                                                   output empty,
                                                  output reg [DATA_WIDTH-1:0] data_out
13
14
15
                                                   reg [DATA_WIDTH-1:0] FIFO [fifo_size-1:0];
                                                   reg [ADDR_WIDTH-1:0] write_ptr,read_ptr;
16
17
18
               1
                                       837
                                                   assign empty - ( write_ptr -- read_ptr ) ? 1'b1 : 1'b0;
                                                   assign full - ( read_ptr -- (write_ptr+1) ) ? 1'b1 : 1'b0;
19
               1
                                        837
2₽
                                                integer i;
                                       1001
21
               1
                                                   always \hat{\mathbf{g}} (posedge clk , posedge reset) begin
22
                                                        if(reset) begin
                                                        for(1-0;1<fifo_size;1-1+1) begin
23
               1
                                          1
               2
                                         32
23
                                                           FIF0[i]<=0;
24
                 1
                                             32
                                                                  FIF0[i]<=0;
25
                                                               end
                                                               write_ptr <=0;
26
                 1
                                               1
27
                                                              end
                                                       else if( Wr_enable && ~full) begin
28
29
                 1
                                            449
                                                                  FIF0[write_ptr] <= data_in;</pre>
30
                                             449
                                                                    write_ptr <= write_ptr + 1;</pre>
31
                                                              end
32
33
                                                          end
34
35
                 1
                                            895
                                                          always @ (posedge clk, posedge reset) begin
36
                                                              if(reset) begin
37
38
                 1
                                               1
                                                                  data_out <= 0;</pre>
                 1
                                                                  read ptr <= 0;
39
                                               1
                                                              end
40
41
42
                                                              else if( Read_enable && ~empty) begin
```



41 42 else if(Read_enable && ~empty) begin 43 386 data_out <= FIF0[read_ptr];</pre> 386 44 1 read_ptr <= read_ptr + 1; Toggle Coverage: Enabled Coverage Hits Misses Coverage Bins Toggles 224 154 70 68.75% -----Toggle Details------Toggle Coverage for instance /top_FIF0/FIF0_inst --1H->0L OL->1H "Coverage" Node -----100.00 100.00 100.00 100.00 data_in[0-13] data_in[14-15] data_in[16-31] 0.00 100.00 data_out[31-16] 100.00 data_out[15-14] data_out[13-0] 50.00 100.00 100.00 100.00 0.00 read_ptr[4-0] 100.00 100.00 reset 1 1 write_ptr[4-0] 100.00 Total Node Count = Fotal Node Count = Foggled Node Count = 112 76 Jntoggled Node Count = = 68.75% (154 of 224 bins) Toggle Coverage === Instance: /top_FIF0/test_inst === Design Unit: work.tb_FIF0 Assertion Coverage: 3 3 0 100.00% Assertions Vame File(Line) Count /top_FIFO/test_inst/assert__1 tb_FIF0.sv(43) 0 1 /top_FIF0/test_inst/assert__0 tb_FIFO.sv(38) 1 /top_FIF0/test_inst/#ublk#176401887#22/immed__25 tb_FIFO.sv(25) Covergroup Coverage: na 100.00% Covergroups na Coverpoints/Crosses na 2 na Covergroup Bins 4 4 0 100.00% Covergroup Goal Bins Metric Status 100.00% 100 - Covered 4 4 - 0 4 -TYPE /top_FIFO/test_inst/cover_tb covered/total bins: missing/total bins: 100.00% % Hit:



TYPE /top_FIFO/test_inst/cover_tb	******	100.00%	100		Covered
covered/total bins:		4	4		44.44
missing/total bins:		0	4		
% Hit:		100.00%	100	127	
Coverpoint #coverpoint_0#		100.00%	100	-	Covered
covered/total bins:		2	2	-2	
missing/total bins:		9	2	-	
% Hit:		100.00%	100		
Coverpoint #coverpoint_1#		100.00%	100	-	Covered
covered/total bins:		2	2	-	
missing/total bins:		0	2	-	
% Hit:		100.00%	100	-	
Covergroup instance \/top_FIFO/test_i	inst/cav	100.00%	100	3.5	Covered
covered/total bins:		4	4	-	
missing/total bins:		9	4	-	
% Hit:		100.00%	100	33	
Coverpoint #coverpoint_0#		100.00%	100	+	Covered
covered/total bins:		2	2		
missing/total bins:		0	2	+	
% Hit:		100.00%	100	-	
bin auto[0]		750	1	170	Covered
bin auto[1]		251	1	- 3	Covered
Coverpoint #coverpoint_1#		100.00%	100		Covered
covered/total bins:		2	2	17	
missing/total bins:		9	2	-	
% Hit:		100,00%	100	-	22.1640.00 CCC
bin auto[0]		991	1		Covered
bin auto[1]		10	1		Cavered
Directive Coverage:					
Directives 2		2 0 100.	.00%		
DIRECTIVE COVERAGE:					
pin auto[i]			TΩ	1	- coverea
Di					
Directive Coverage:					
Directives	2	2	0 100.0	0%	
DIRECTIVE COVERAGE:					
Name		Design Design	Lang File	(Line)	Hits Status
		Unit UnitType			
/+ FTFO/++ 1					//// 355 6
/top_FIFO/test_inst/cover1					
/top_FIF0/test_inst/cover0		tb_FIFO Verilog	g SVA th	FIFO.sv	(39) 449 Covered
			5 2	2. 3.34	(/
Statement Coverage:					
Enabled Coverage	Bins	Hits Miss	ses Covera	σο	
ruanten coveuage	DTII2	111CS 1/115	ses covera	gc	
Statements	14	14	0 100.0	o%	



Covergroup	Metric	Goal	Bins	Status

TYPE /top_FIFO/test_inst/cover_tb	100.00%	100	-	Covered
covered/total bins:	4	4	-	
missing/total bins:	0	4	12	
% Hit:	100.00%	100	27	
Coverpoint #coverpoint_0#	100.00%	100		Covered
covered/total bins:	2	2		
missing/total bins:	θ	2	- 2	
% Hit:	100.00%	100	-	
Coverpoint #coverpoint_1#	100.00%	100	-	Covered
covered/total bins:	2	2	- 2	
missing/total bins:	0	2		
% Hit:	100.00%	100	12	
Covergroup instance \/top_FIFO/test_inst/cov	100.00%	100		Covered
covered/total bins:	4	4	12	
missing/total bins:	8	4		
% Hit:	100.00%	100	-	
Coverpoint #coverpoint_0#	100.00%	100	-	Covered
covered/total bins:	2	2	1.00	
missing/total bins:	Ð	2		
% Hit:	100.00%	100	200	
bin auto[0]	750	1		Covered
bin auto[1]	251	1		Covered
Coverpoint #coverpoint 1#	100.00%	100	- 3	Covered
covered/total bins:	2	2		
missing/total bins:	Ð	2		
% Hit:	100.00%	100		
bin auto[0]	991	1	100	Covered
bin auto[1]	10	1		Covered

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:

% Hit:	100.00%	100	-	
bin auto[0]	750	1	-	Covered
bin auto[1]	251	1	-	Covered
Coverpoint #coverpoint1#	100.00%	100	-	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	_	
bin auto[0]	991	1	_	Covered
bin auto[1]	10	1	_	Covered

FOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:

Vame

Design Design Lang File(Line) Hits Status
Unit UnitType

(top_FIF0/test_inst/cover_1 tb_FIF0 Verilog SVA tb_FIF0.sv(44) 355 Covered
(top_FIF0/test_inst/cover_0 tb_FIF0 Verilog SVA tb_FIF0.sv(39) 449 Covered

FOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 2

ASSERTION RESULTS:

Fotal Coverage By Instance (filtered view): 95.00%