


2023 Digital IC Design Homework 4

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---|---|---|------|-------------|---------------------------------------|-----------------------|---|---------------|--------|-----------------------|--------|--------|--------------|--------|--------------|---------------|-------|----------------------|------------------------|-----------------|-----|------------|-------------------|--------------------|---|-------------------|-----------------------|------------------------------------|-----------------|------------|---------------|
| NAME | 吳紀寬 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Student ID | N26112128 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Simulation Result | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Functional simulation | PASS | Gate-level simulation | PASS | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <pre> ----- SUMMARY ----- Congratulations! Layer 0 data have been generated successfully! The result is PASS!! Congratulations! Layer 1 data have been generated successfully! The result is PASS!! terminate at 60423 cycle ----- ** Note: sfinish : C:/Graduate School/IC_DESIGN/HW4/testfixture.v(178) Time: 3021150 ns Iteration: 0 Instance: /testfixture 1 Break in Module testfixture at C:/Graduate School/IC_DESIGN/HW4/testfixture.v line 178 </pre> | | <pre> ----- SUMMARY ----- Congratulations! Layer 0 data have been generated successfully! The result is PASS!! Congratulations! Layer 1 data have been generated successfully! The result is PASS!! terminate at 60423 cycle ----- ** Note: sfinish : C:/Graduate School/IC_DESIGN/HW4/testfixture.v(178) Time: 3021157862 ps Iteration: 0 Instance: /testfixture 1 Break in Module testfixture at C:/Graduate School/IC_DESIGN/HW4/testfixture.v line 178 </pre> | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Synthesis Result | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Total logic elements | 545 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Total memory bits | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Embedded multiplier 9-bit elements | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Total cycle used | 60423 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <div style="border: 1px solid #ccc; background-color: #f9f9f9; padding: 10px;"> <table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Flow Status</td> <td>Successful - Wed May 17 15:31:01 2023</td> </tr> <tr> <td>Quartus Prime Version</td> <td>20.1.1 Build 720 11/11/2020 SJ Lite Edition</td> </tr> <tr> <td>Revision Name</td> <td>ATCONV</td> </tr> <tr> <td>Top-level Entity Name</td> <td>ATCONV</td> </tr> <tr> <td>Family</td> <td>Cyclone IV E</td> </tr> <tr> <td>Device</td> <td>EP4CE55F23A7</td> </tr> <tr> <td>Timing Models</td> <td>Final</td> </tr> <tr> <td>Total logic elements</td> <td>545 / 55,856 (< 1 %)</td> </tr> <tr> <td>Total registers</td> <td>195</td> </tr> <tr> <td>Total pins</td> <td>82 / 325 (25 %)</td> </tr> <tr> <td>Total virtual pins</td> <td>0</td> </tr> <tr> <td>Total memory bits</td> <td>0 / 2,396,160 (0 %)</td> </tr> <tr> <td>Embedded Multiplier 9-bit elements</td> <td>0 / 308 (0 %)</td> </tr> <tr> <td>Total PLLs</td> <td>0 / 4 (0 %)</td> </tr> </table> </div> <div style="text-align: center; margin-top: 20px; color: blue; font-weight: bold; font-size: 1.2em;"> $Score = (545+0+0) * 60423 = 32930535$ </div> | | | | Flow Status | Successful - Wed May 17 15:31:01 2023 | Quartus Prime Version | 20.1.1 Build 720 11/11/2020 SJ Lite Edition | Revision Name | ATCONV | Top-level Entity Name | ATCONV | Family | Cyclone IV E | Device | EP4CE55F23A7 | Timing Models | Final | Total logic elements | 545 / 55,856 (< 1 %) | Total registers | 195 | Total pins | 82 / 325 (25 %) | Total virtual pins | 0 | Total memory bits | 0 / 2,396,160 (0 %) | Embedded Multiplier 9-bit elements | 0 / 308 (0 %) | Total PLLs | 0 / 4 (0 %) |
| Flow Status | Successful - Wed May 17 15:31:01 2023 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Quartus Prime Version | 20.1.1 Build 720 11/11/2020 SJ Lite Edition | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Revision Name | ATCONV | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Top-level Entity Name | ATCONV | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Family | Cyclone IV E | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Device | EP4CE55F23A7 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Timing Models | Final | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Total logic elements | 545 / 55,856 (< 1 %) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Total registers | 195 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Total pins | 82 / 325 (25 %) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Total virtual pins | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Total memory bits | 0 / 2,396,160 (0 %) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Embedded Multiplier 9-bit elements | 0 / 308 (0 %) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Total PLLs | 0 / 4 (0 %) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |



$$\text{Score} = (545+0+0) * 60423 = 32930535$$

*Scoring = (Total logic elements + Total memory bits + 9*Embedded multipliers 9-bit elements) X Total cycle used*

*** Total logic elements must not exceed 1000.**