
2023 Digital IC Design Homework 4

2023 Digital IC Design Homework 4					
NAME	吳紀寬				
Student ID	N26112128				
Simulation Result					
Functional PASS				Gate-level	PASS
simulation		.55		simulation	
Congratulations! Layer 0 data have been generated successfully! The result is FASS!! Congratulations! Layer 1 data have been generated successfully! The result is FASS!! terminate at 60423 cycle ** Mote: Gfinish : C:/Graduate School/IC_DESIGN/HW4/testfixture.v(178) Time: 3021150 ns Terration: 0 Instance: /testfixture Break in Module testfixture at C:/Graduate School/IC_DESIGN/HW4/testfixture.v line 1				Congratulations! Layer 1 data have been terminate at 60423 cycle ** Note: Sfinish : C:/Graduate School Time: 3021157862 ps Iteration: 0 In	penerated successfully! The result is PASS!! penerated successfully! The result is PASS!!
Synthesis Result Tatal la cia alamanta					
Total logic elements			545		
Total memory bits			0		
Embedded multiplier 9-bit			0		
elements					
Total cycle used			60423		
Quartus Prime Version 20.1 Revision Name ATC Top-level Entity Name ATC Family Cycl Device EP4 Timing Models Fina Total logic elements 545 Total registers 195 Total pins 82 / Total virtual pins 0 Total memory bits 0 / 2				F23A7 856 (< 1 %) (25 %) ,160 (0 %) 0 %)	
Score = (545+0+0) * 60423 = 32930535					



- 1. Read_img_padding: load partial image into buffer and implement replicate padding.
- 2. Conv_relu: Implement Atrous Convolution and ReLu operation.
- 3. Outlo: output partial result image into layer0 memory.
- 4. Re init: initialize control variable like data buffer0 or cwr.
- 5. Read mem init: initialize control variable like csel, crd, etc.
- 6. Read mem: read partial image from layer0 mem and implement pooling.
- 7. Outl1: output partial image to layer1 mem.
- 8. Re init2: initialize control variable like cwr, data buffer0.
- 9. Terminate: assign busy signal.

Score = (545+0+0) * 60423 = 32930535

 $Scoring = (Total\ logic\ elements + Total\ memory\ bits + 9*Embedded\ multipliers\ 9-bit\ elements)\ X\ Total\ cycle\ used$

* Total logic elements must not exceed 1000.