

# Project 1. MIPS Assembler

Due 23:59, March. 29th

TA: Jungwoo Kim, Sanghoon Lee

## 1. Introduction

The objective of the first project is to implement a **MIPS ISA assembler**. The assembler is a tool which converts assembly codes to a binary file. This project is intended to help you understand the MIPS instruction set.

The assembler you are going to design is a simplified assembler which does not support linking process, and thus you do **not need to add the symbol and relocation tables** for each.

You should implement the assembler which can convert a subset of the instruction set shown in the following table. In addition, your assembler must handle labels for jump/branch targets, and labels for the static data section.

***\*\*If you have any questions related to the project, please ask them on the email([cs311 ta@casys.kaist.ac.kr](mailto:cs311_ta@casys.kaist.ac.kr)) or office hour. The assigned TA(Jungwoo Kim, Sanghoon Lee) will answer them whenever possible.***

### - Instruction Set

The detailed information regarding instructions are in the green card page of textbook. They are also attached in the following two pages.

ADDIU	ADDU	AND	ANDI	BEQ	BNE	J
JAL	JR	LUI	LW	<u>LA</u> *	NOR	OR
ORI	SLTIU	SLTU	SLL	SRL	SW	SUBU

# MIPS Reference Data

①



## CORE INSTRUCTION SET

NAME, MNEMONIC	FOR-MAT	OPERATION (in Verilog)	OPCODE / FUNCT (Hex)
Add	add R	$R[rd] = R[rs] + R[rt]$	(1) 0 / 20 <sub>hex</sub>
Add Immediate	addi I	$R[rt] = R[rs] + \text{SignExtImm}$	(1,2) 8 <sub>hex</sub>
Add Imm. Unsigned	addiu I	$R[rt] = R[rs] + \text{SignExtImm}$	(2) 9 <sub>hex</sub>
Add Unsigned	addu R	$R[rd] = R[rs] + R[rt]$	0 / 21 <sub>hex</sub>
And	and R	$R[rd] = R[rs] \& R[rt]$	0 / 24 <sub>hex</sub>
And Immediate	andi I	$R[rt] = R[rs] \& \text{ZeroExtImm}$	(3) c <sub>hex</sub>
Branch On Equal	beq I	if( $R[rs] == R[rt]$ ) $PC = PC + 4 + \text{BranchAddr}$	(4) 4 <sub>hex</sub>
Branch On Not Equal	bne I	if( $R[rs] != R[rt]$ ) $PC = PC + 4 + \text{BranchAddr}$	(4) 5 <sub>hex</sub>
Jump	j J	$PC = \text{JumpAddr}$	(5) 2 <sub>hex</sub>
Jump And Link	jal J	$R[31] = PC + 8; PC = \text{JumpAddr}$	(5) 3 <sub>hex</sub>
Jump Register	jr R	$PC = R[rs]$	0 / 08 <sub>hex</sub>
Load Byte Unsigned	lbu I	$R[rt] = \{24'b0, M[R[rs] + \text{SignExtImm}(7:0)]\}$	(2) 24 <sub>hex</sub>
Load Halfword Unsigned	lhu I	$R[rt] = \{16'b0, M[R[rs] + \text{SignExtImm}(15:0)]\}$	(2) 25 <sub>hex</sub>
Load Linked	ll I	$R[rt] = M[R[rs] + \text{SignExtImm}]$	(2,7) 30 <sub>hex</sub>
Load Upper Imm.	lui I	$R[rt] = \{\text{imm}, 16'b0\}$	f <sub>hex</sub>
Load Word	lw I	$R[rt] = M[R[rs] + \text{SignExtImm}]$	(2) 23 <sub>hex</sub>
Nor	nor R	$R[rd] = \sim (R[rs]   R[rt])$	0 / 27 <sub>hex</sub>
Or	or R	$R[rd] = R[rs]   R[rt]$	0 / 25 <sub>hex</sub>
Or Immediate	ori I	$R[rt] = R[rs]   \text{ZeroExtImm}$	(3) d <sub>hex</sub>
Set Less Than	slt R	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	0 / 2a <sub>hex</sub>
Set Less Than Imm.	slti I	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	(2) a <sub>hex</sub>
Set Less Than Imm. Unsigned	sltiu I	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	(2,6) b <sub>hex</sub>
Set Less Than Unsig.	sltu R	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	(6) 0 / 2b <sub>hex</sub>
Shift Left Logical	sll R	$R[rd] = R[rt] \ll \text{shamt}$	0 / 00 <sub>hex</sub>
Shift Right Logical	srl R	$R[rd] = R[rt] \gg \text{shamt}$	0 / 02 <sub>hex</sub>
Store Byte	sb I	$M[R[rs] + \text{SignExtImm}(7:0)] = R[rt](7:0)$	(2) 28 <sub>hex</sub>
Store Conditional	sc I	$M[R[rs] + \text{SignExtImm}] = R[rt];$ $R[rt] = (\text{atomic}) ? 1 : 0$	(2,7) 38 <sub>hex</sub>
Store Halfword	sh I	$M[R[rs] + \text{SignExtImm}(15:0)] = R[rt](15:0)$	(2) 29 <sub>hex</sub>
Store Word	sw I	$M[R[rs] + \text{SignExtImm}] = R[rt]$	(2) 2b <sub>hex</sub>
Subtract	sub R	$R[rd] = R[rs] - R[rt]$	(1) 0 / 22 <sub>hex</sub>
Subtract Unsigned	subu R	$R[rd] = R[rs] - R[rt]$	0 / 23 <sub>hex</sub>

- (1) May cause overflow exception  
 (2)  $\text{SignExtImm} = \{16\{\text{immediate}[15]\}, \text{immediate}\}$   
 (3)  $\text{ZeroExtImm} = \{16\{1b'0\}, \text{immediate}\}$   
 (4)  $\text{BranchAddr} = \{14\{\text{immediate}[15]\}, \text{immediate}, 2'b0\}$   
 (5)  $\text{JumpAddr} = \{PC + 4[31:28], \text{address}, 2'b0\}$   
 (6) Operands considered unsigned numbers (vs. 2's comp.)  
 (7) Atomic test&set pair;  $R[rt] = 1$  if pair atomic, 0 if not atomic

## BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
	31	26 25	21 20	16 15	11 10	6 5
	0					
I	opcode	rs	rt	immediate		
	31	26 25	21 20	16 15		
	0					
J	opcode	address				
	31	26 25				n

## ARITHMETIC CORE INSTRUCTION SET

②

NAME, MNEMONIC	FOR-MAT	OPERATION	OPCODE / FUNCT (Hex)
Branch On FP True	belt FI	if( $FPcond$ ) $PC = PC + 4 + \text{BranchAddr}$	(4) 11/8/1/--
Branch On FP False	belf FI	if(! $FPcond$ ) $PC = PC + 4 + \text{BranchAddr}$	(4) 11/8/0/--
Divide	div R	$Lo = R[rs]/R[rt]; Hi = R[rs]\%R[rt]$	0/--/--1a
Divide Unsigned	divu R	$Lo = R[rs]/R[rt]; Hi = R[rs]\%R[rt]$	(6) 0/--/--1b
FP Add Single	add.s FR	$F[fd] = F[fs] + F[ft]$	11/10/--/0
FP Add Double	add.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} + \{F[ft], F[ft+1]\}$	11/11/--/0
FP Compare Single	c.x.s* FR	$FPcond = (F[fs] \text{ op } F[ft]) ? 1 : 0$	11/10/--/y
FP Compare Double	c.x.d* FR	$FPcond = (\{F[fs], F[fs+1]\} \text{ op } \{F[ft], F[ft+1]\}) ? 1 : 0$	11/11/--/y
FP Divide Single	div.s FR	$F[fd] = F[fs] / F[ft]$	11/10/--/3
FP Divide Double	div.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} / \{F[ft], F[ft+1]\}$	11/11/--/3
FP Multiply Single	mul.s FR	$F[fd] = F[fs] * F[ft]$	11/10/--/2
FP Multiply Double	mul.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} * \{F[ft], F[ft+1]\}$	11/11/--/2
FP Subtract Single	sub.s FR	$F[fd] = F[fs] - F[ft]$	11/10/--/1
FP Subtract Double	sub.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} - \{F[ft], F[ft+1]\}$	11/11/--/1
Load FP Single	lwc1 I	$F[rt] = M[R[rs] + \text{SignExtImm}]$	(2) 31/--/--
Load FP Double	ldc1 I	$F[rt] = M[R[rs] + \text{SignExtImm}];$ $F[rt+1] = M[R[rs] + \text{SignExtImm} + 4]$	(2) 35/--/--
Move From Hi	mfhi R	$R[rd] = Hi$	0/--/--10
Move From Lo	mflo R	$R[rd] = Lo$	0/--/--12
Move From Control	mfc0 R	$R[rd] = CR[rs]$	10/0/--/0
Multiply	mult R	$\{Hi, Lo\} = R[rs] * R[rt]$	0/--/--18
Multiply Unsigned	multu R	$\{Hi, Lo\} = R[rs] * R[rt]$	(6) 0/--/--19
Shift Right Arith.	sra R	$R[rd] = R[rt] \gg \text{shamt}$	0/--/--3
Store FP Single	swc1 I	$M[R[rs] + \text{SignExtImm}] = F[rt]$	(2) 39/--/--
Store FP Double	sdc1 I	$M[R[rs] + \text{SignExtImm}] = F[rt];$ $M[R[rs] + \text{SignExtImm} + 4] = F[rt+1]$	(2) 3d/--/--

## FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31	26 25	21 20	16 15	11 10	6 5
	0					
FI	opcode	fmt	ft	immediate		
	31	26 25	21 20	16 15		
	0					

## PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if( $R[rs] < R[rt]$ ) $PC = \text{Label}$
Branch Greater Than	bgt	if( $R[rs] > R[rt]$ ) $PC = \text{Label}$
Branch Less Than or Equal	btle	if( $R[rs] \leq R[rt]$ ) $PC = \text{Label}$
Branch Greater Than or Equal	bge	if( $R[rs] \geq R[rt]$ ) $PC = \text{Label}$
Load Immediate	li	$R[rd] = \text{immediate}$
Move	move	$R[rd] = R[rs]$

## REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes



### OPCODES, BASE CONVERSION, ASCII SYMBOLS

MIPS opcode (31:26)	(1) MIPS funct (5:0)	(2) MIPS funct (5:0)	Binary	Decimal	Hexa-decimal	ASCII Character	Decimal	Hexa-decimal	ASCII Character
(1)	sll	add.f	00 0000	0	0	NUL	64	40	@
		sub.f	00 0001	1	1	SOH	65	41	A
j	srl	mul.f	00 0010	2	2	STX	66	42	B
j	sra	div.f	00 0011	3	3	ETX	67	43	C
beq	sllv	sqrt.f	00 0100	4	4	EOT	68	44	D
bne		abs.f	00 0101	5	5	ENQ	69	45	E
blez	srlv	mov.f	00 0110	6	6	ACK	70	46	F
bgtz	sra	neg.f	00 0111	7	7	BEL	71	47	G
addi	jr		00 1000	8	8	BS	72	48	H
addiu	jalc		00 1001	9	9	HT	73	49	I
slli	movz		00 1010	10	a	LF	74	4a	J
slltu	movn		00 1011	11	b	VT	75	4b	K
andi	syscall	round.w.f	00 1100	12	c	FF	76	4c	L
ori	break	trunc.w.f	00 1101	13	d	CR	77	4d	M
xori		ceil.w.f	00 1110	14	e	SO	78	4e	N
lui	sync	floor.w.f	00 1111	15	f	SI	79	4f	O
(2)	mfhi		01 0000	16	10	DLE	80	50	P
	mthi		01 0001	17	11	DC1	81	51	Q
	mflo	movz.f	01 0010	18	12	DC2	82	52	R
	mtlo	movn.f	01 0011	19	13	DC3	83	53	S
			01 0100	20	14	DC4	84	54	T
			01 0101	21	15	NAK	85	55	U
			01 0110	22	16	SYN	86	56	V
			01 0111	23	17	ETB	87	57	W
	mult		01 1000	24	18	CAN	88	58	X
	multu		01 1001	25	19	EM	89	59	Y
	div		01 1010	26	1a	SUB	90	5a	Z
	divu		01 1011	27	1b	ESC	91	5b	[
			01 1100	28	1c	FS	92	5c	\
			01 1101	29	1d	GS	93	5d	]
			01 1110	30	1e	RS	94	5e	^
			01 1111	31	1f	US	95	5f	_
lb	add	cvt.s.f	10 0000	32	20	Space	96	60	`
lh	addu	cvt.d.f	10 0001	33	21	!	97	61	a
lwl	sub		10 0010	34	22	"	98	62	b
lw	subu		10 0011	35	23	#	99	63	c
lbu	and	cvt.w.f	10 0100	36	24	\$	100	64	d
lhu	or		10 0101	37	25	%	101	65	e
lwr	xor		10 0110	38	26	&	102	66	f
	nor		10 0111	39	27	'	103	67	g
sb			10 1000	40	28	(	104	68	h
sh			10 1001	41	29	)	105	69	i
swl	sll		10 1010	42	2a	*	106	6a	j
sw	slltu		10 1011	43	2b	+	107	6b	k
			10 1100	44	2c	,	108	6c	l
			10 1101	45	2d	-	109	6d	m
			10 1110	46	2e	.	110	6e	n
swr	cache		10 1111	47	2f	/	111	6f	o
ll	tge	c.f.f	11 0000	48	30	0	112	70	p
lwc1	tgeu	c.un.f	11 0001	49	31	1	113	71	q
lwc2	tlb	c.eq.f	11 0010	50	32	2	114	72	r
pref	tlbtu	c.ueq.f	11 0011	51	33	3	115	73	s
	teq	c.olt.f	11 0100	52	34	4	116	74	t
ldc1		c.ult.f	11 0101	53	35	5	117	75	u
ldc2	tne	c.ole.f	11 0110	54	36	6	118	76	v
		c.ule.f	11 0111	55	37	7	119	77	w
sc		c.sf.f	11 1000	56	38	8	120	78	x
swc1		c.ngle.f	11 1001	57	39	9	121	79	y
swc2		c.seq.f	11 1010	58	3a	:	122	7a	z
		c.ngl.f	11 1011	59	3b	;	123	7b	{
		c.lt.f	11 1100	60	3c	<	124	7c	
sdcl		c.ngf.f	11 1101	61	3d	=	125	7d	}
sdcl		c.le.f	11 1110	62	3e	>	126	7e	~
		c.ngt.f	11 1111	63	3f	?	127	7f	DEL

(1) opcode(31:26) == 0


(2) opcode(31:26) == 17<sub>ten</sub> (11<sub>hex</sub>); if fmt(25:21) == 16<sub>ten</sub> (10<sub>hex</sub>) f = s (single);  
if fmt(25:21) == 17<sub>ten</sub> (11<sub>hex</sub>) f = d (double)

### IEEE 754 FLOATING-POINT STANDARD


$$(-1)^S \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$$

where Single Precision Bias = 127,  
Double Precision Bias = 1023.


### IEEE Single Precision and Double Precision Formats:




### MEMORY ALLOCATION




### STACK FRAME



### DATA ALIGNMENT



### EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE = Interrupt Enable

### EXCEPTION CODES

Number	Name	Cause of Exception	Number	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
4	AdEL	Address Error Exception (load or instruction fetch)	10	RI	Reserved Instruction Exception
5	AdES	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Exception

### SIZE PREFIXES

	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL	SIZE
10 <sup>3</sup>	Kilo-	K	2 <sup>10</sup>	Kibi-	Ki	10 <sup>15</sup>	Peta-	P	2 <sup>50</sup>	Pebi-	Pi	
10 <sup>6</sup>	Mega-	M	2 <sup>20</sup>	Mebi-	Mi	10 <sup>18</sup>	Exa-	E	2 <sup>60</sup>	Exbi-	Ei	
10 <sup>9</sup>	Giga-	G	2 <sup>30</sup>	Gibi-	Gi	10 <sup>21</sup>	Zetta-	Z	2 <sup>70</sup>	Zebi-	Zi	
10 <sup>12</sup>	Tera-	T	2 <sup>40</sup>	Tebi-	Ti	10 <sup>24</sup>	Yotta-	Y	2 <sup>80</sup>	Yobi-	Yi	



- Only instructions for unsigned operations need to be implemented. (addu, addiu, subu, sltiu, sltu, sll, srl)
- However, the immediate fields and offset fields for certain instructions are sign extended to allow negative numbers (addiu, sltiu, beq, bne, lw, sw). So you must implement the assembler to read the fields as signed-extended bits.
- Only loads and stores with 4B word need to be implemented.
- The assembler must support decimal and hexadecimal numbers (0x) for the immediate field, and .data section.
- The register name is always "\$n" in which n ranges from 0 to 31.
- la (load address) is a pseudo instruction; it should be converted to one or two assembly instructions.

la \$2, VAR1 : VAR1 is a label in the data section

→ It should be converted to lui and ori instructions.

lui \$register, upper 16bit address

ori \$register, lower 16bit address

If the lower 16bit address is 0x0000, the ori instruction is useless.

Case1) load address is 0x1000 0000

lui \$2, 0x1000

Case2) load address is 0x1000 0004

lui \$2, 0x1000

ori \$2, \$2, 0x0004

## - Directives

.text

- indicates that following items are stored in the user text segment, typically instructions
- It always starts from 0x400000

.data

- indicates that following data items are stored in the data segment
- It always starts from 0x10000000


.word

- store n 32-bit quantities in successive memory words

You can assume that the .data and .text directives appear only once, and the .data must appear before .text directive.

Assume that each word in the data section is initialized (Each word has an initial value).

## - Memory Layout



## - Execution command:

> ./runfile <assembly file>

Your program must produce a single output file (\*.o) from the input assembly file (\*.s).

## - Input format

```
5      .data
6 array: .word    3
7        .word    123
8        .word    4346
9 array2: .word    0x11111111
10     .text
11 main:
12     addiu    $2, $0, 1024
13     addu     $3, $2, $2
14     or       $4, $3, $2
15     add      $5, $0, 1234
16     sll      $6, $5, 16
17     addiu    $7, $6, 9999
18     subu     $8, $7, $2
19     nor      $9, $4, $3
20     ori      $10, $2, 255
21     srl      $11, $6, 5
22     sra      $12, $6, 4
23     la       $4, array2
24     and      $13, $11, $5
25     andi     $14, $4, 100
26     sub      $15, $0, $10
27     lui      $17, 100
28     addiu    $2, $0, 0xa
```

## - Output format

The output of the assembler is an object file which contains a single string of **ASCII '0' and '1'** characters. The ASCII string follows a simplified custom format.

- The first two words (32bits) are the size of text section, and data section.
- The next bytes are the instructions in binary. The length must be equal to the specified text section length.
- After the text section, the rest of bytes are the initial values of the data section.

The following must be the final format of binary ASCII string :

```
<text section size>
<data section size>
<instruction 1>
...
<instruction n>
<value 1>
...
<value m>
```

*Please refer to the given examples for a better idea of this format.*

## 2. Program Language

You can choose the programming language among C, and C++. Since subsequent project 2, 3, and 4 should be written in C/C++, you may want to start with C/C++ for the project to get familiar with the language, if you are not yet.

## 3. GitLab Repository

You must create a new repository for this project in GitLab. Please follow the instructions below step-by-step. If you are not familiar with GitLab, please refer project 0 document.

First, let's fork the project which the TAs have prepared.

1) Access [http://cs311\\_2022.kaist.ac.kr/root/project1-mips-assembler](http://cs311_2022.kaist.ac.kr/root/project1-mips-assembler). Examples can be found in the project.

2) (If prompted) Login with your GitLab account.

3) Click **"Fork"** and **choose your group (cs[student\_id]\_group)**.

4) Wait for git to import repository and make sure your repository is **made for your group** by checking the URL at the top of your browser. (ex.  
cs311\_2022.kaist.ac.kr/cs20213141\_group/project1-MIPS-Assembler)

5) Congratulations! You are ready to create a local clone of your repository.

Next, let's make a local copy. In order to work on your project you must make a local copy first. Click "Clone", copy the SSH, and type "git clone [copied\_url]" in your shell. As noticed in the project 0 document, you should register your SSH key to clone gitlab repository.

6) If you are successful at making a local copy, you will see a directory called "Project1-MIPS-Assembler". Under this directory you will see the tar file for examples.

Please remember that you are using the local repository as a working space. If you want to commit or submit your work, you must push your work to the remote server. Refer to the project 0 document on how to push your work to the remote repository. (*Focus on 'add', 'commit' and 'push'*)

## 4. Grading Policy

Grades will be given based on the 5 examples provided for this project. Your assembler should print the correct corresponding binary code for a given MIPS code.

There are 5 codes to be graded and you will be granted 20% of total score for each correct binary code and **being "Correct" means that every digit and location is the same** to the given output of the example. If a digit is not the same, you will receive **0 score** for that example.

## 5. Submission (Important!!)

**Make sure your code works well on your allocated Linux server.**

In fact, it is highly recommended to work on your allocated server throughout this class. Your project will be graded on the same environment as your allocated Linux server.

**You must include a Makefile in your submission that builds your 'assembler' into the name 'runfile'.** We will be building your assembler using the `make` command. An example Makefile for c is provided in the project directory.

**Submit your work to your GitLab repository by adding a "submit" tag.  
Please follow the steps below when submitting.**

1) Commit and push your code and Makefile to your remote repository.

2) Type the following command in your working directory.

2-1) > git tag -a submit -m '*whatever message you want*'

2-2) > git push origin submit

**If there is no "submit" tag, your work will not be graded so please remember to submit your work with the tag.**

## 6. Late Policy

You will loss **30%** of your score on the **first late day** (March 30<sup>th</sup> 0:00 ~ March 30<sup>th</sup> 23:59). We will **not accept** works that are submitted after then.

## 7. Plagiarism (Important)

**Be aware of plagiarism! You are only allowed to use code we supply, or from the CS:APP website. Do not share the code with other students (copying, retyping, looking at, or supplying a file). Verbally describing code and helping your friend to write a lab line by line are also strictly banned. Do not search the web for solutions, and do not copy code from a previous course or online solution. Please note that ignorance is not an excuse.**

**The TAs will be comparing your source code with open source codes and other students' code. Our plagiarism detection tools can find the cheating with high accuracy. If cheating is detected in part of your source code (like a single line), the TAs will consider it as cheating. There is no excuse. If you are caught, you will receive a penalty for plagiarism.**

If you have any requests or questions regarding administrative issues (such as late submission due to an unfortunate accident, GitLab is not working) please send an e-mail to the TAs(cs311\_ta@casys.kaist.ac.kr).