# **GBTx** Communication Document

 $University\ of\ Maryland\ LHCb\ group$ 

April 19, 2018

Rev: 0.3.2 (6a30962)

## Contents

1	Hardware setup					
	1.1	Overview	2			
	1.2	Configure GBTx to use external $\mathrm{I}^2\mathrm{C}$ adapter	2			
	1.3	Configure slave GBTx to use master SCA channel $\ \ \ldots \ \ \ldots$	2			
	1.4	Configure GBTx to use GBT-IC channel	3			
	1.5	Reset GBTx	4			
2	Soft	tware setup	4			
	2.1	Program master GBTx with external $\mathrm{I}^2\mathrm{C}$ adapter	4			
	2.2	Check communication between master GBTx and $\operatorname{MiniDAQ}$ .	5			
	2.3	Program individual registers of slave GBTx	6			
	2.4	Program slave GBTx with configuration files	7			
$\mathbf{A}_{\mathbf{j}}$	ppen	dices	8			
	A	Fix "Waiting for a GBT server to run"	8			
	В	Bypass components in GBT data path	8			
	$\mathbf{C}$	PRBS tests	9			

## 1 Hardware setup

#### 1.1 Overview

Our current setup consists of one master and one slave GBTx board. The master is connected to the MiniDAQ GBTx channel 3 (fiber 8), and the slave can be connected to either GBT channel 0 (fiber 6) or channel 6 (fiber 11). The master synchronizes its on-board clock to the signal from the MiniDAQ, and propagates its clock signal to the slave. The slave does not have an on-board clock, and is configured to obtain clock signal externally.

The master I<sup>2</sup>C port is connected to an external USB device. The slave I<sup>2</sup>C port is connected to the master. Both are set to be programmed by the I<sup>2</sup>C channel, rather than GBT-IC channel.

The current setup is capable of:

- 1. Program the slave GBTx board with MiniDAQ directly.
- Read/Write the register value of the master GBTx board with GBT-IC specification on the MiniDAQ.
- 3. Do PRBS tests from MiniDAQ to the slave, then back to the MiniDAQ. The master is also required as the slave can only obtain its reference clock from the master.

## 1.2 Configure GBTx to use external I<sup>2</sup>C adapter

This setup is required to program a GBTx board using an external I<sup>2</sup>C adapter. Follow Figure 1 to connect an external I<sup>2</sup>C adapter.




Figure 1: Schematic for external I<sup>2</sup>C adapter setup.

The  $I^2C$  adapter used in our lab is made in-house. For the 2x1 connector, make sure the side that has *no* metal contact is facing up.

#### 1.3 Configure slave GBTx to use master SCA channel

This setup is required to program a slave via a master SCA channel. In a typical scenario, the master is connected to a MiniDAQ so that programming the slave using the MiniDAQ directly<sup>2</sup> is possible. Follow Figure 2 to connect a slave GBTx to the SCA channel of a master GBTx board.

<sup>&</sup>lt;sup>1</sup> The master GBTx is also connected to the MiniDAQ with a different channel, to provide reference clock to the slave.

 $<sup>^2~{\</sup>rm MiniDAQ} \rightarrow {\rm master~GBTx} \rightarrow {\rm slave~GBTx}.$ 




Figure 2: Schematic for slave to master SCA setup.

The black ground cable can be connected to any of the ground pin on the master GBTx.

There is a 2x1 to 2x1 cross-type cable made in-house to replace the redblue cables. To use that cable, make sure the two 2x1 connectors have the same orientation (e.g. the sides *without* metal contact are both facing up).

## 1.4 Configure GBTx to use GBT-IC channel

It might be useful to read/write individual registers from/to a GBTx board. In this case, follow the Figure 3 to flip the configSelect switch.

Flip the configSelect switch will render the external I<sup>2</sup>C adapter ineffective. None of the GBTx register value is fused onto the board, so a GBTx board in our lab must always be programmed externally via I<sup>2</sup>C before flipping the switch.




Figure 3: Schematic for flipping the configSelect switch. A jumper should be used to connect the two pins marked above.

#### 1.5 Reset GBTx

Sometimes GBTx boards will not be properly reset by reprogramming. In such case, a hard reset is needed. Follow the Figure 4 to reset GBTx boards.



Figure 4: Schematic for resetting GBTx boards. A jumper should be used to connect the two pins marked above.

# 2 Software setup

## 2.1 Program master GBTx with external I<sup>2</sup>C adapter

Before proceed, follow the instruction on subsection 1.2 to configure the hardware first. As said in the previous section, the master GBTx board must be programmed via an external  $I^2C$  adapter first. A Windows 7 computer on the rack is used. The **GBTX programmer** is located at:

DT\_Rack\GBTx\_programmer\GBTxProgrammer.jar

JSB dongle open	ed succe	ssfully - f	w v1.c	Register	Select	#Register Value (h		ex) Name
		to giotoi		0	0x00	ckCtr0		
1 sent to VTarget LDO GBTX found on address 1						1 2	0x00 0x00	ckCtr1
						3	0x00	ckCtr3
Selected GBTX address 1  Configuration loaded from txt file						4	0x00	ttcCtr0[7:0]
						5	0x00	ttcCtr1[7:0]
						6	0x00	ttcCtr2[7:0]
				7	0x00	ttcCtr3[7:0]		
Written and read	rogistors	250 00112	I Programming			8		ttcCtr4[7:0]
	ii. Programming			9	0x00	ttcCtr5[7:0]		
was successful!						10	0x00	ttcCtr6[7:0]
						11	0x00	ttcCtr7[7:0]
						12	0x00	ttcCtr8[7:0]
						13	0x00 0x00	ttcCtr9[7:0] ttcCtr10[7:0]
						14		
						15	0x00	ttcCtr11[7:0]
				V		16	0x03	ttcCtr12[7:0]
				V		17	0x03	ttcCtr13[7:0]
Load GBTX configuration			V		18	0x03	ttcCtr14[7:0]	
						19	0x03	ttcCtr15[7:0]
Write ALL to the GBTX				V		20	0x03	ttcCtr16[7:0]
AALIE	Write ALL to the GBTA			V		21	0x03	ttcCtr17[7:0]
				V		22	0x03	ttcCtr18[7:0]
Write selected to the GBTX						23	0x03	ttcCtr19[7:0]
						25	0xff 0x03	ttcCtr20[7:0] ttcCtr21[7:0]
Read all registers				V		26	0x03 0x7f	ttcCtr21[7:0]
				V		27	0x28	serCtr0[7:0]
D44		Reset 2V5		V		28	0x20	txCtr0
Reset 1V	/o   Res		et 2V5	V	1	29	0x15	txCtr1
GBTX on 1			-	V		30	0x15	txCtr2
ODIA OII I	Read	state:	24 (dec)	V		31	0x15	txCtr3
			` '	V		32	0x16	txCtr4
	Status: Idle (norn		nal status			33	0x00	txCtr5
	when running)			V		34	0x0d	desCtr0
	Power GBTX trough			V		35	0x42	rxCtr0
			gh I2C adapter			36	0x00	rxCtr1
		abla ava	and monda	V		37	0x0f	rxCtr2
	En	able exp	ert mode	V		38	0x04	rxCtr3
		V		39	0x08	rxCtr4		
Fuse selected registers					elect all	registers		DEselect all registers

Figure 5: A typical UI for GBTX programmer.

Launch the programmer, a typical UI is shown in Figure 5, Click Load GBTX configuration and load a configuration file, which is located at:

```
{\tt DT\_Rack\backslash GBTx\_programmer\backslash GBTx\_TRx\_v12\_test\_with WatchDog.txt}
```

Then click Write ALL to the GBTX. Check the returned message to make sure everything works (supposedly). Now click Read state. If the master GBTx is configured correctly and is connected to a working MiniDAQ, the return value should be:

```
24 (dec): Idle (normal status when running)
```

#### 2.2 Check communication between master GBTx and MiniDAQ

After program the master GBTx board and verify the return value, we can check the communication between the GBTx and the MiniDAQ with **GBT** Client.



Figure 6: A typical UI for GBT Client, SCA tab.

Here we need to use the Linux server on the rack. To launch that program, locate the **gedi** panel. Under **JCOP** framework, click the **GBT** Client. Choose **GBT** option under the **Communication** tab. Navigate to **SCA** tab.

To check whether the link between GBTx and MiniDAQ is successfully established, configure the parameters *exactly* as shown in Figure 6. Now click **Write/Read**. The **Data out** field should have a value of "FE", and the **Status** should be "OK (Write/Read)".

**GBT ID** corresponds to the physical optical link that is connected to the master GBTx board. Recall that in our setup, the master is connected to optical fiber 8, which is mapped to GBT channel 3.

There are only 4 **Registers**. All 4 registers work, the "Control Register B" is chosen for no apparent reason. What matters is the return value should be consistent with our expectation.

## 2.3 Program individual registers of slave GBTx

Before proceed, follow subsection 1.3 to set up hardware. Again we use **GBT Client** to program individual registers of the slave GBTx. Configure the parameter *exactly* as shown in Figure 7.




Figure 7: Correct parameters to configure GBT I<sup>2</sup>C tab.

If the Write command failed, try Activate Channel first.

**Address** corresponds to GBTx index, which is configured via a onboard DIP switch. Default to 1.

Recall that 1 Byte is 8 bits, and 1 Byte corresponds to a 2-digit hex number.

Notice in the **Data out** field, the last 3 numbers are the same. This is a requirement in the GBT specification that the configuration registers must be triplicated to minimize error.

## 2.4 Program slave GBTx with configuration files

The setup is exactly the same as shown in subsection 2.3. All we need to change are replace the **Size** field with "0", and provide the configuration file location with the following syntax, which needs to be filled in the **Data** in field:

file: <path\_to\_configuration\_file>

This is equivalent to program the slave with an external I<sup>2</sup>C adapter. The advantage of doing this way is we don't need to remove the I<sup>2</sup>C adapter from the master. In other words, once the hardware setup is done, we don't have to touch them anymore; whereas if we program both master and slave with an I<sup>2</sup>C adapter, it must be moved around between the master and the slave.

## **Appendices**

## A Fix "Waiting for a GBT server to run"

Sometimes when we launch the **GBT Client**, it would claim that it is "Waiting for a GBT server to run". Take this warning literally: It means that currently there is no GBT server that is alive. The fix is easy: fire up a terminal, and type in "GbtServ".

#### B Bypass components in GBT data path

As shown in Figure 8, we can bypass components in GBT input/output path.




Figure 8: GBT data path. Stolen from LHCb GBTX manual.

The register 0x1c and 3 subsequent registers control the output path; 0x2d controls the input path. Each of the paths have 3 configurable selectors, each has 4 operations modes  $(0_{10} - 3_{10}^3)$ , which translate to  $0_2 - 11_2$ ). According to Figure 8, the control sequence should be given in:

Here is an example. Let us consider the Tx normal operating case (i.e. all 3 switches are configured to 1). We have:

$$\begin{array}{cccc} \underbrace{1_{10}}_{\text{TXSwitch2}} & \underbrace{1_{10}}_{\text{TXSwitch1}} & \underbrace{1_{10}}_{\text{TXSwitch0}} \\ & & & & \\ \underbrace{01_2}_{\text{TXSwitch2}} & \underbrace{01_2}_{\text{TXSwitch1}} & \underbrace{01_2}_{\text{TXSwitch0}} \end{array}$$

To convert binary  $010101_2$  to hexadecimal, we left pad the result with 2 additional 0's:  $0001,0101_2$ . The end result is  $15_{16}$ .

<sup>&</sup>lt;sup>3</sup> The subscript indicates the base.

 $15_{16}$  is exactly the last 3 bytes in **Data out** field in Figure 7. This is not a coincidence.

Recall that each 4 digits in binary exactly correspond to 1 digit in hexadecimal.

#### C PRBS tests

#### **Test 1.** Follow the following steps:

- 1. Configure the GBTx slave to send PRBS data. Write "03151515" to slave register 0x1c, setting size to 4.
- 2. Go to the top MiniDAQ hardware panel, click on PRBS.
- 3. In the PRBS panel, click in sequence: Stop All Generators → Reset All Counters → Start All Generators → Start All Checkers → Start All Counters.

The result should be the same as shown in Figure 9.




Figure 9: Expected result for PRBS test 1.

Channel 6 (optical fiber 11, which is connected to slave GBTx) should go green and show a bunch of 0s. These 0s are the PRBS nibbles (7 bits) each from the GBT.

Channel 7 or any other channels should go red and show a lot of errors, because these are receiving the FE data in loopback and not the "correct" random data that the checkers are expecting.

#### **Test 2.** Follow the following steps:

- 1. Configure the GBTx slave to send PRBS data. Write "00171717" to slave register 0x1c, setting size to 4.
- 2. Go to the top MiniDAQ hardware panel, click on PRBS.
- 3. In the PRBS panel, click in sequence: Stop All Generators  $\rightarrow$  Reset All Counters  $\rightarrow$  Start All Generators  $\rightarrow$  Start All Checkers  $\rightarrow$  Start All Counters. (same as in test 1).

The result should be the same as shown in Figure 10.




Figure 10: Expected result for PRBS test 2.

All channels that are in loopback should go green: Now the PRBS data is generated inside FPGA, it overwrites the FE data and goes back in loopback to the checkers.

Channel 6 shows counting errors on two nibbles. The reason, according to expert Federico Alessio, is the clock-crossing domain inside the GBTx chip that generates errors in the loopback path, which is a feature of the GBT.

The increasing counter to the right of each line in the PRBS block is the number of seconds since we started the counters.

To have again FE data we need to disable the generators: **Stop All Generators** in the **PRBS** panel.

When the PRBS panel shows "Input data not valid", it means that the system is generating all 0s.