






## ניסוי 5:


בניסוי זה מימשנו מעבד MIPS pipelined עם יחידת stall ו- forward, וכן יחידת hazard המבצעת flush.



לפנינו פירוט של כל בלוק:








לפנינו דוגמת קוד בדיקה שהרצנו, ואחריה תוצאות הtestbench בmodelsim:

```
.data
i: .word 1
j: .word 2
g: .word 3
h: .word 4
f: .word 5

.text
lw $t1, 0
lw $t2, 4
lw $t3, 8
lw $t4, 12
slt $t0, $t1, $t2
sub $t4, $t3, $t2
mul $t4, $t3, $t2
lui $t6, 100
and $t4, $t3, $t2
or $t4, $t3, $t2
xor $t4, $t3, $t2
sll $t4, $t3, 3
srl $t4, $t2, 2
sw $t4, 12
addi $t4, $t3, 5
andi $t4, $t3, 5
ori $t4, $t3, 5

        xori $t4, $t3, 5
        slti $t4, $t3, 1
TWO:    add $t5, $t3, $t4
ONE:    jal IF
        j THREE
        add $t5, $t3, $t4
IF:     move $t5, $t3
        jr $ra
THREE:  bne $t0, $t1, END
ELSE:   sub $t5, $t3, $t4
END:    sw $t5, f
```







Name	208 Value209	-1	0	1	2	3	4	5	6	7	8	9
reset	0											
PC_out[9..0]	378h	03Ch	040h	044h	048h	04Ch	050h	054h	05Ch	060h	064h	054h
Instruction_ID_out[31..0]	00000000h	216C0005h	316C0005h	356C0005h	396C0005h	296C0001h	016C6820h	0C000C17h	00000000h	000B6821h	03E00008h	00000000h
read_data_1_ID_out[31..0]	00000000h			00000003h					00000000h		00000015h	
read_data_2_ID_out[31..0]	00000000h	00000018h		00000000h	00000008h	00000001h	00000007h	00000000h	00000003h			00000000h
write_data_ID_out[31..0]	00000000h	00000018h	00000000h	0000000Ch	00000008h	00000001h	00000007h	00000015h	00000000h	00000003h		00000000h
RegWrite_ID_out	1											
Branch_ID_out	0											
Instruction_EX_out[31..0]	00000000h	AC0C000Ch	216C0005h	316C0005h	356C0005h	396C0005h	296C0001h	016C6820h	0C000C17h	00000000h	000B6821h	03E00008h
ALU_result_EX_out[31..0]	00000000h	0000000Ch	00000008h	00000001h	00000007h	00000006h	00000000h	00000003h	00000000h	00000003h	00000015h	
ALU_Ainput_EX_out[31..0]	00000000h	00000000h			00000003h				00000000h	00000000h	00000015h	
ALU_Binput_EX_out[31..0]	00000000h	0000000Ch		00000005h		00000001h		00000000h		00000003h		
Zero_EX	1											
Instruction_MEM_out[31..0]	00000000h	000A6082h	AC0C000Ch	216C0005h	316C0005h	356C0005h	396C0005h	296C0001h	016C6820h	0C000C17h	00000000h	000B6821h
MemWrite_MEM_out	0											
write_data_MEM_out[31..0]	00000000h	00000002h	00000001h	00000018h	00000000h	00000008h	00000001h	00000007h	00000000h	00000003h	00000015h	
read_data_MEM_out[31..0]	00000001h	00000001h	00000003h	00000001h	00000002h				00000001h			
address_MEM_out[31..0]	00000000h	00000000h	0000000Ch	00000008h	00000001h	00000007h	00000008h	00000000h	00000003h	00000000h	00000003h	
instruction_WB_out[31..0]	00000000h	000B60C0h	000A6082h	AC0C000Ch	216C0005h	316C0005h	356C0005h	396C0005h	296C0001h	016C6820h	0C000C17h	00000000h
MemtoReg_WB_out	0											
CLKCNT_out[15..0]	00E0h	000Fh	0010h	0011h	0012h	0013h	0014h	0015h	0016h	0017h	0018h	0019h
STCNT_out[7..0]	00h								00h			
FHCNT_out[7..0]	04h				00h					01h		
BPADD_input[7..0]	10h									10h		
STtrigger	0											

המערך של Fmax:

	Fmax	Restricted Fmax	Clock Name	Note
1	37.59 MHz	37.59 MHz	clock	
2	65.17 MHz	65.17 MHz	altera_reserved_tck	


logic usage report-וה:

Analysis & Synthesis Resource Utilization by Entity						
<<Filter>>						
	Compilation Hierarchy Node	Combinational ALUTs	Dedicated Logic Registers	Pins	Memory Blocks	Virtual Pins
1	MIPS	2707 (58)	8005 (40)	10	...	2 464
1	Execute:EXE	566 (451)	105 (105)	0	0	2 0
2	Decode:ID	847 (847)	1032 (1032)	0	0	0 0
3	Fetch:IFE	51 (51)	8 (8)	0	...	0 0
4	Control:CTL	15 (15)	0 (0)	0	0	0 0
5	Memory:MEM	5 (5)	104 (104)	0	...	0 0
6	Hub:auto_hub	91 (1)	90 (0)	0	0	0 0
7	SignalTap:auto_signaltap_0	1042 (2)	6523 (946)	0	...	0 0
8	Writeback:WB	32 (32)	103 (103)	0	0	0 0


נוטכל על RTL viewer של כל רכיב:

MIPS:







:IFETCH




:IDECODE




:EXECUTE




:DMEMORY



:WRITEBACK




כעת נבחן את המסלול הקריטי:



כפי שניתן לראות, המסלול הקריטי הוא המסלול המבצע פעולה עם הזיכרון (lw או sw). הדבר הגיוני מכיוון שפעולה זו עוברת בכל שכבות המעבד ונכנסת לזיכרון RAM ולכן היא הארוכה ביותר.

המסלול הקצר ביותר:




נבחן גם את המסלול הקריטי במעבד single cyclen:

ה-fmax הוא:

	Fmax	Restricted Fmax	Clock Name	Note
1	29.19 MHz	29.19 MHz	clock	
2	58.94 MHz	58.94 MHz	altera...ed_tck	

## והמסלול הקריטי הוא:



גם כאן זהו המסלול הנכנס לזיכרון, וככל הנראה קשור לפקודת sw או לפקודת w.