

# **RX Family**

I<sup>2</sup>C Bus Interface (RIIC) Module Using Firmware Integration Technology R01AN1692EJ0200 Rev. 2.00 Oct. 1, 2016

### Introduction

This application note describes the  $I^2C$  bus interface (RIIC) module using firmware integration technology (FIT) for communications between devices using the  $I^2C$  bus interface.

# **Target Device**

- RX110, RX111, RX113 Groups
- RX130 Group
- RX230, RX231, RX23T Groups
- RX24T Group
- RX64M Group
- RX65N Group
- RX71M Group

When using this application note with other Renesas MCUs, careful evaluation is recommended after making modifications to comply with the alternate MCU.

# **Related Documents**

- Firmware Integration Technology User's Manual (R01AN1833)
- Board Support Package Module Using Firmware Integration Technology (R01AN1685)
- Adding Firmware Integration Technology Modules to Projects (R01AN1723)
- Adding Firmware Integration Technology Modules to CS+ Projects (R01AN1826)

# Contents

1.	Ove	erview	. 4
1	1.1	RIIC FIT Module	. 4
1	1.2	Outline of the API	. 5
1	1.3	Overview of RIIC FIT Module	. 6
	1.3	3.1 Specifications of RIIC FIT Module	. 6
	1.3	3.2 Master Transmission	. 7
	1.3	3.3 Master Reception	11
	1.3	3.4 Slave Transmission and Reception	14
	1.3	3.5 State Transition	18
	1.3	3.6 Flags when Transitioning States	19
	1.3	3.7 Arbitration-Lost Detection Function	20
	1.3	3.8 Timeout Detection Function	20
2.	۸DI	Unformation	21
	API 2.1	I Information Hardware Requirements	
_	2.1	·	
		Software Requirements	
	2.3 2.4	Supported Toolchains  Header Files	
_			
	2.5	Integer Types	
	2.6	Code Sine	
_	2.7	Code Size	
	2.8	Parameters	
_	2.9	Return Values	
2	2.10	Adding the FIT Module to Your Project	31
3.	API	Functions	32
3	3.1	R_RIIC_Open()	32
3	3.2	R_RIIC_MasterSend()	34
3	3.3	R_RIIC_MasterReceive()	37
3	3.4	R_RIIC_SlaveTransfer()	40
3	3.5	R_RIIC_GetStatus()	44
3	3.6	R_RIIC_Control()	46
3	3.7	R_RIIC_Close()	48
3	3.8	R_RIIC_GetVersion()	
4.	Δnr	pendices	51
	77PF 1.1	Communication Method	
	4.1		
	4.1	·	
	4.1	<u> </u>	
	4.1		
	4.1		
,	4.1	3	
2	1.2	Interrupt Request Generation Timing	
	4.2		
	4.2	2.2 Master Reception	bÜ

# RX Family I<sup>2</sup>C Bus Interface (RIIC) Module Using Firmware Integration Technology

	4.2.3	Master Transmit/Receive	61
	4.2.4	Slave Transmission	61
	4.2.5	Slave Reception	62
	4.2.6	Multi-Master Communication	62
	4.3 Tim	neout Detection and Processing After the Detection	63
	4.3.1	Detecting a Timeout with the Timeout Detection Function	63
	4.3.2	Processing After a Timeout is Detected	63
5.	Provide	ed Modules	65
6	Doforor	aco Documento	65

### 1. Overview

The I<sup>2</sup>C bus interface module using firmware integration technology (RIIC FIT module <sup>(1)</sup>) provides a method to transmit and receive data between the master and slave devices using the I<sup>2</sup>C bus interface (RIIC). The RIIC is in compliance with the NXP I<sup>2</sup>C-bus (Inter-IC-Bus) interface.

#### Note:

When the description says "module" in this document, it indicates the RIIC FIT module.

Features supported by this module are as follows:

- Master transmission, master reception, slave transmission, and slave reception
- Multi-master configuration that communicates between multiple masters and one slave.
- Communication mode can be standard or fast mode and the maximum communication rate is 400 kbps. However channel 0 of RX64M and RX71M supports fast mode plus and the maximum communication rate is 1 Mbps.

# **Limitations**

This module has the following limitations:

- (1) The module cannot be used with the DMAC and the DTC.
- (2) The NACK arbitration-lost detection function of the RIIC is not supported.
- (3) Transmission with 10-bit address is not supported.
- (4) Acceptance of the restart condition on slave device mode is not supported. Do not specify the address of a device in which this module is embedded as an address immediately following a restart condition.
- (5) The module does not support multiple interrupts.
- (6) API function calls except for the R\_RIIC\_GetStatus function is prohibited within a callback function.
- (7) Set the I flag to 1 to use interrupts.

#### 1.1 **RIIC FIT Module**

This module is implemented in a project and used as the API. Refer to 2.10 Adding the FIT Module to Your Project for details on implementing the module to the project.

Page 4 of 66

RENESAS Oct. 1, 2016

# 1.2 Outline of the API

Table 1.1 lists the API Functions.

Table 1.1 API Functions

Item	Contents
R_RIIC_Open()	The function initializes the RIIC FIT module. This function must be called before calling any other API functions.
R_RIIC_MasterSend()	Starts master transmission. Changes the master transmit pattern according to the parameters. Operates batched processing until stop condition generation.
R_RIIC_MasterReceive()	Starts master reception. Changes the master receive pattern according to the parameters. Operates batched processing until stop condition generation.
R_RIIC_SlaveTransfer()	Performs slave transmission and reception. Changes the transmit and receive patterns according to the parameters.
R_RIIC_GetStatus()	Returns the state of this module.
R_RIIC_Control()	This function outputs conditions, Hi-Z from the SDA pin, and one-shot of the SCL clock. Also it resets the settings of this module. This function is mainly used when a communication error occurs.
R_RIIC_Close()	This function completes the RIIC communication and releases the RIIC used.
R_RIIC_GetVersion	Returns the current version of this module.

### 1.3 Overview of RIIC FIT Module

# 1.3.1 Specifications of RIIC FIT Module

- 1. This module supports master transmission, master reception, slave transmission, and slave reception.
  - There are four transmit patterns that can be used for master transmission. Refer to 1.3.2 for details on master transmission.
  - Master reception and master transmit/receive can be selected for master reception. Refer to 1.3.3 for details on master reception.
  - Slave reception or slave transmission is performed according to the content of the data transmitted from the master. Refer to 1.3.4 for details on slave reception and slave transmission.
- 2. An interrupt occurs when any of the following operations completes: start condition generation, slave address transmission/reception, data transmission/reception, NACK detection, arbitration-lost detection, or stop condition generation. In the RIIC interrupt handling, the communication control function is called and the operation is continued.
- 3. When multiple RIIC channels are used, the module can control multiple channels. When the device used has multiple channels, simultaneous communication is available using multiple channels.
- 4. Multiple slave devices with different addresses on the same channel bus can be controlled. However, while communication is in progress (the period from start condition generation to stop condition generation), communication with other devices is not available. Figure 1.1 shows an Example of Controlling Multiple Slave Devices.




Figure 1.1 Example of Controlling Multiple Slave Devices

### 1.3.2 Master Transmission

The master device (master (RX MCU)) transmits data to the slave device (slave).

With this module, four patterns of waveforms can be generated for master transmission. A pattern is selected according to the arguments set in the parameters which are members of the  $I^2C$  communication information structure. Figure 1.2 to Figure 1.5 show the transmit patterns. Refer to 2.8 Parameters for details on the  $I^2C$  communication information structure.

#### (1) Pattern 1

The master (RX MCU) transmits data in two buffers for the first data and second data to the slave.

A start condition is generated and then the slave address is transmitted. The eighth bit specifies the transfer direction. This bit is set to 0 (write) when transmitting. Then the first data is transmitted. The first data is used when there is data to be transmitted in advance before performing the data transmission. For example, if the slave is an EEPROM, the EEPROM internal address can be transmitted. Next the second data is transmitted. The second data is the data to be written to the slave. When a data transmission has started and all data transmissions have completed, a stop condition is generated, and the bus is released.




Figure 1.2 Signals for Pattern 1 of Master Transmission

### (2) Pattern 2

The master (RX MCU) transmits data in the buffer for the second data to the slave.

Operations from start condition generation through to slave address transmission are the same as the operations for pattern 1. Then the second data is transmitted without transmitting the first data. When all data transmissions have completed, a stop condition is generated and the bus is released.




Figure 1.3 Signals for Pattern 2 of Master Transmission

### (3) Pattern 3

The master (RX MCU) transmits only the slave address to the slave.

Operations from start condition generation through to slave address transmission are the same as the operations for pattern 1. After transmitting the slave address, if neither the first data nor the second data are set, data transmission is not performed, then a stop condition is generated, and the bus is released.

This pattern is useful for detecting connected devices or when performing acknowledge polling to verify the EEPROM rewriting state.




Figure 1.4 Signals for Pattern 3 of Master Transmission

# RX Family I<sup>2</sup>C Bus Interface (RIIC) Module Using Firmware Integration Technology

### (4) Pattern 4

The master (RX MCU) transmits only a start condition and stop condition to the slave.

After a start condition is generated, if the slave address, first data, and second data are not set, slave address transmission and data transmission are not performed. Then a stop condition is generated and the bus is released.

This pattern is useful for just releasing the bus.




Figure 1.5 Signals for Pattern 4 of Master Transmission

Figure 1.6 shows the procedure of master transmission. The callback function is called after generating a stop condition. Specify the function name in the CallBackFunc of the  $I^2C$  communication information structure member.




Figure 1.6 Example of Master Transmission

# 1.3.3 Master Reception

The master (RX MCU) receives data from the slave. This module supports master reception and master transmit/receive. The receive pattern is selected according to the arguments set in the parameters which are members of the  $I^2C$  communication information structure. Figure 1.7 and Figure 1.8 show receive patterns. Refer to 2.8 Parameters for details on the  $I^2C$  communication information structure.

### (1) Master Reception

The master (RX MCU) receives data from the slave.

A start condition is generated and then the slave address is transmitted. The eighth bit specifies the transfer direction. This bit is set to 1 (read) when receiving. Then data reception starts. An ACK is transmitted each time 1-byte data is received except the last data. A NACK is transmitted when the last data is received to notify the slave that all data receptions have completed. Then a stop condition is generated and the bus is released.




Figure 1.7 Signals for Master Reception

### (2) Master Transmit/Receive

The master (RX MCU) transmits data to the slave. After the transmission completes, a restart condition is generated, and the master receives data from the slave.

A start condition is generated and then the slave address is transmitted. The eighth bit specifies the transfer direction. This bit is set to 0 (write) when transmitting. Then the first data is transmitted. When the data transmission completes, a restart condition is generated and the slave address is transmitted. Then the eighth bit is set to 1 (read) and a data reception starts. An ACK is transmitted each time 1-byte data is received except the last data. A NACK is transmitted when the last data is received to notify the slave that all data receptions have completed. Then a stop condition is generated and the bus is released.




Figure 1.8 Signals for Master Transmit/Receive

Figure 1.9 shows the procedure of master reception. The callback function is called after generating a stop condition. Specify the function name in the CallBackFunc of the  $I^2C$  communication information structure member.




Figure 1.9 Example of Master Reception

#### **Slave Transmission and Reception** 1.3.4

The slave (RX MCU) receives data transmitted from the master. The slave transmits data by the transmit request from the master.

When the slave address specified by the master matches the slave address set in r\_riic\_config.h, slave transmission and reception starts. The module processes the operation automatically determining whether the operation is slave reception or slave transmission according to the eighth bit (transfer direction specify bit) of the slave address.

### (1) Slave Reception

The slave (RX MCU) receives data from the master.

After a start condition generated by the master is detected, when the received slave address matches its own address and the eighth bit of the slave address is 0 (write), then the slave starts receive operation. When the last data (the number of data specified in the I<sup>2</sup>C communication information structure member) is received, a NACK is returned to the master to notify that all necessary data has been received. Figure 1.10 shows the Signals for Slave Reception.




Figure 1.10 Signals for Slave Reception

# RX Family I<sup>2</sup>C Bus Interface (RIIC) Module Using Firmware Integration Technology

Figure 1.11 shows the procedure of slave reception. The callback function is called after generating a stop condition. Specify the function name in the CallbackFunc of the  $I^2C$  communication information structure member.




Figure 1.11 Slave Reception

### (2) Slave Transmission

The slave (RX MCU) transmits data to the master.

After a start condition from the master is detected, when the slave address matches its own address and the eighth bit of the slave address is 1 (read), then the slave starts transmit operation. When the transmit request exceeds the number of data specified in the I<sup>2</sup>C communication information structure member, the slave transmits 0xFF as data. The slave continues transmit operation until a stop condition is detected. Figure 1.12 shows the Signals for Slave Transmission.




Figure 1.12 Signals for Slave Transmission

Figure 1.13 shows the procedure of slave transmission. The callback function is called after generating a stop condition. Specify the function name in the CallBackFunc of the  $I^2C$  communication information structure member.




Figure 1.13 Slave Transmission

### 1.3.5 State Transition

Figure 1.14 shows the RIIC FIT Module State Transition Diagram.




Figure 1.14 RIIC FIT Module State Transition Diagram

# 1.3.6 Flags when Transitioning States

dev\_sts is the device state flag and is one of the I<sup>2</sup>C communication information structure members. The flag stores the communication state of the device. Using this flag enables controlling multiple slaves on the same channel.

Table 1.2 lists the Device State Flags when Transitioning States.

Table 1.2 Device State Flags when Transitioning States

State	Device State Flag (dev_sts)	
Uninitialized state	RIIC_NO_INIT	
	RIIC_IDLE	
Idle states	RIIC_FINISH	
	RIIC_NACK	
Communicating		
(master transmission, master reception,	RIIC_COMMUNICATION	
slave transmission, and slave reception)		
Arbitration-lost detection state	RIIC_AL	
Timeout detection state	RIIC_TMO	
Error	RIIC_ERROR	

### 1.3.7 Arbitration-Lost Detection Function

This module detects arbitration-lost for the reasons below. The module does not support the arbitration-lost detection on slave transmission while the RIIC does.

(1) When a start condition is issued during the bus busy state:

If the module issues a start condition when the other master has already issued a start condition and occupied the bus (bus busy state), the module detects arbitration-lost.

(2) When the module issues a start condition after the other master issued a start condition though the bus is free:

When the module issues a start condition, it attempts to drive the SDA line low. However if the other master issued a start condition earlier, the signal level on the SDA line does not match the signal level output by the module. Then the module detects arbitration-lost.

(3) When multiple start conditions are issued at the same time:

If multiple masters issue start conditions at the same time, the module may determine that the start condition has been issued successfully on each device. Then each device starts communication. However, when any of the conditions described below occurs, the module detects arbitration-lost.

a. When data transmitted by masters are different:

The module compares the signal level on the SDA line with the signal level output by itself during communication. If these signals do not match while data is being transmitted including the slave address, the module detects arbitration-lost.

b. The numbers of data transmissions differ between masters while data sent by the masters are the same.

With the case other than the above a, i.e., the slave address and transmit data match, the module does not detect arbitration-lost. However if the number of data transmitted by masters differ, the module detects arbitration-lost.

### 1.3.8 Timeout Detection Function

The timeout detection function can be enabled in this module (enabled as default). The RIIC can detect an abnormal bus state by monitoring that the SCL0 line is stuck low or high for a predetermined time.

The timeout detection function detects a bus hang up, i.e. the SCL line is held low or high, in the following period:

- (1) The bus is busy in master mode.
- (2) The RIIC's own slave address is detected and the bus is busy in slave mode.
- (3) The bus is free while generation of a START condition is requested.

Refer to the following configuration options in "2.6 Configuration Overview" for details on enabling and disabling the timeout detection function.

- RIIC\_CFG\_CH0\_TMO\_ENABLE
- RIIC\_CFG\_CH2\_TMO\_ENABLE
- RIIC\_CFG\_CH0\_TMO\_DET\_TIME
- RIIC\_CFG\_CH2\_TMO\_DET\_TIME
- RIIC\_CFG\_CH0\_TMO\_LCNT
- RIIC\_CFG\_CH2\_TMO\_LCNT
- RIIC\_CFG\_CH0\_TMO\_HCNT
- RIIC\_CFG\_CH2\_TMO\_HCNT

Refer to 4.3 Timeout Detection and Processing After the Detection for detailed explanation when a timeout is detected.



# 2. API Information

This driver API adheres to the Renesas API naming standards.

# 2.1 Hardware Requirements

This driver requires your MCU supports the following feature:

- RIIC

# 2.2 Software Requirements

This driver is dependent upon the following packages:

r\_bsp

# 2.3 Supported Toolchains

This driver is tested and works with the following toolchain:

- Renesas RX Toolchain v.2.03.00 (Target Device other than RX65N Group)
- Renesas RX Toolchain v.2.05.00 (RX65N Group)

# 2.4 Header Files

All API calls and their supporting interface definitions are located in r\_riic\_rx\_if.h.

# 2.5 Integer Types

This project uses ANSI C99. These types are defined in stdint.h.

# 2.6 Configuration Overview

The configuration options in this module are specified in  $r\_riic\_rx\_config.h$  and  $r\_riic\_rx\_pin\_config.h$ . The option names and setting values are listed in the table below.

Configuration options in r_riic_rx_config.h (1/4)				
RIIC_CFG_PARAM_CHECKING_ENABLE - Default value = 1	Selects whether to include parameter checking in the code.  - When this is set to 0, parameter checking is omitted.  With this setting, the code size can be reduced.  - When this is set to 1, parameter checking is included.			
RIIC_CFG_CH0_INCLUDED - Default value = 1	Selects whether to use available channels.  When not using the channel, set this to 0.  - When this is set to 0, relevant processes for the channel are omitted from the code.  - When this is set to 1, relevant processes for the channel are included in the code.			
RIIC_CFG_CH2_INCLUDED  - Default value = 0  * Do not set this option to 1 for a target device that does not support channel 2.	<ul> <li>Selects whether to use available channels.</li> <li>When not using the channel, set this to 0.</li> <li>When this is set to 0, relevant processes for the channel are omitted from the code.</li> <li>When this is set to 1, relevant processes for the channel are included in the code.</li> </ul>			
RIIC_CFG_CH0_kBPS - Default value = 400	Specifies the RIIC0 communication rate.  Setting values for the bit rate register and internal reference clock selection bit are calculated using the setting values for RIIC_CFG_CH0_kBPS and the peripheral clock.  - Target devices that do not support fast mode plus as the transfer speed. Specify a value less than or equal to 400.  - For RX64M ,RX71M and RX65N, specify a value less than or equal to 1000.			
RIIC_CFG_CH2_kBPS - Default value = 400 * This option is invalid for target devices that do not support channel 2.	Specifies the RIIC2 communication rate.  Setting values for the bit rate register and internal reference clock selection bit are calculated using the setting values for RIIC_CFG_CH2_kBPS and the peripheral clock.  This should be set to 400 or less.			
RIIC_CFG_CH0_DIGITAL_FILTER - Default value = 2	<ul> <li>Selects the noise filter stage for RIICO.</li> <li>When this is set to 0, the noise filter is disabled.</li> <li>When this is set to a value from 1 to 4, values to enable the selected number of filters are selected for the noise filter stage selection bit and digital noise filter circuit enable bit.</li> </ul>			
RIIC_CFG_CH2_DIGITAL_FILTER - Default value = 2 * This option is invalid for target devices that do not support channel 2.	Selects the noise filter stage for RIIC2.  - When this is set to 0, the noise filter is disabled.  - When this is set to a value from 1 to 4, values to enable the selected number of filters are selected for the noise filter stage selection bit and digital noise filter circuit enable bit.			
RIIC_CFG_PORT_SET_PROCESSING - Default value = 1	Selects whether processing to assign functions to pins used as SCL and SDA is performed by the FIT module or by the user software.  - When this is set to 0, the pin function is assigned by the user software.  - When this is set to 1, the pin function is assigned by the FIT module.			

Configuration options in r_riic_config.h (2/4)					
Selects whether to enable or disable the master arbitration-lost detection					
DITE OF CUA WASHIN WAR	for RIIC0.				
RIIC_CFG_CH0_MASTER_MODE - Default value = 1	Set this to 1 (enabled) when using multi-master.				
- Delault value = 1	- When this is set to 0, the master arbitration-lost detection is disabled.				
	- When this is set to 1, the master arbitration-lost detection is enabled.				
RIIC_CFG_CH2_MASTER_MODE	Selects whether to enable or disable the master arbitration-lost detection				
- Default value = 1	for RIIC2.				
* This option is invalid for	Set this to 1 (enabled) when using multi-master.				
target devices that do not	- When this is set to 0, the master arbitration-lost detection is disabled.				
support channel 2.	- When this is set to 1, the master arbitration-lost detection is enabled.				
RIIC_CFG_CHO_SLV_ADDRO_FORMAT *1	Selects the slave address format from 7 bits and 10 bits for RIIC0.				
RIIC_CFG_CHO_SLV_ADDR1_FORMAT *2	- When this is set to 0, the slave address is not set.				
RIIC_CFG_CH0_SLV_ADDR2_FORMAT *2  *1: Default = 1	- When this is set to 1, the 7-bit slave address format is set.				
*2: Default = 0	- When this is set to 2, the 10-bit slave address format is set.				
2. Detaute - V	Specifies the slave address for RIIC0.				
RIIC CFG CH0 SLV ADDR0 *1	Available bits of the setting value vary depending on the setting value of				
RIIC CFG CH0 SLV ADDR1 *2	the RIIC_CFG_CH0_SLV_ADDRi_FORMAT.				
RIIC CFG CH0 SLV ADDR2 *2	When RIIC_CFG_CH0_SLV_ADDRi_FORMAT is:				
*1: Default = 0x0025	0: The setting value is ignored.				
*2: Default = 0x0000	1: The lower 7 bits of the setting value are used.				
	2: The lower 10 bits of the setting value are used.				
RIIC_CFG_CH2_SLV_ADDR0_FORMAT *1					
RIIC_CFG_CH2_SLV_ADDR1_FORMAT *2					
RIIC_CFG_CH2_SLV_ADDR2_FORMAT *2	Selects the slave address format from 7 bits and 10 bits for RIIC2.				
*1: Default = 1	- When this is set to 0, the slave address is not set.				
*2: Default = 0	- When this is set to 1, the 7-bit slave address format is set.				
* This option is invalid for	- When this is set to 2, the 10-bit slave address format is set.				
target devices that do not					
support channel 2.					
RIIC_CFG_CH2_SLV_ADDR0 *1 RIIC_CFG_CH2_SLV_ADDR1 *2	Specifies the slave address for RIIC2.				
RIIC CFG CH2 SLV ADDR2 *2	Available bits of the setting value vary depending on the setting value of				
*1: Default = 0x0025	the RIIC_CFG_CH2_SLV_ADDRi_FORMAT.				
*2: Default = 0x0000	When RIIC_CFG_CH2_SLV_ADDRi_FORMAT is:				
* This option is invalid for	0: The setting value is ignored.				
target devices that do not	1: The lower 7 bits of the setting value are used.				
support channel 2.	2: The lower 10 bits of the setting value are used.				
DITC CEC CUO CIV CCA ENABLE	Selects whether to enable or disable the general call address for RIICO.				
RIIC_CFG_CHO_SLV_GCA_ENABLE - Default value = 0	- When this is set to 0: General call address is disabled.				
Default value - 0	- When this is set to 1: General call address is enabled.				
RIIC_CFG_CH2_SLV_GCA_ENABLE					
- Default value = 0	Selects whether to enable or disable the general call address for RIIC2.				
* This option is invalid for	- When this is set to 0: General call address is disabled.				
target devices that do not	- When this is set to 1: General call address is enabled.				
support channel 2.	Specifies the interrupt priority level for the RIIC0 receive-data-full				
RIIC_CFG_CHO_RXI_INT_PRIORITY	interrupt (RXI0).				
- Default value = 1	Specify the level from 1 to 15.				
RIIC_CFG_CHO_TXI_INT_PRIORITY	Specifies the interrupt priority level for the RIIC0 transmit-data-empty interrupt (TXI0).				
- Default value = 1	Specify the level from 1 to 15.				
DITC ORG OVER THE					
RIIC_CFG_CHO_EEI_INT_PRIORITY (1)	Specifies the interrupt priority level for the RIIC0 error in				
- Default value = 1	transfer/occurrence of events interrupt (EEI0).				

# RX Family I<sup>2</sup>C Bus Interface (RIIC) Module Using Firmware Integration Technology

Specify the level from 1 to 15. Do not set this option to a value lower
than the priority level specified with
RIIC_CFG_CH0_RXI_INT_PRIORITY or
RIIC_CFG_CH0_TXI_INT_PRIORITY.

### Note:

1. The priority level cannot be set individually in devices that group EEI0, TEI0, EEI2, and TEI2 as the BL1 interrupt. In this case, the priority levels for EEI0, TEI0, EEI2, and TEI2 will be unified to all be the maximum value of the individual priority levels set in r\_riic\_confg.h. However if the other module specifies a greater value than the value specified for the BL1 priority level in the RIIC, the greater value will be used.

For EEI0 and TEI0 interrupt priority levels, do not set values smaller than the priority levels for RXI0 and TXI0. Also, for EEI2 and TEI2 interrupt priority levels, do not set values smaller than the priority levels for RXI2 and TXI2.

Configuration options in r_riic_config.h (3/4)				
RIIC_CFG_CH0_TEI_INT_PRIORITY (1) - Default value = 1	Specifies the interrupt priority level for the RIIC0 transmit-end interrupt (TEI0).  Specify the level from 1 to 15. Do not set this option to a value lower than the priority level specified with RIIC_CFG_CH0_RXI_INT_PRIORITY or RIIC_CFG_CH0_TXI_INT_PRIORITY.			
RIIC_CFG_CH2_RXI_INT_PRIORITY - Default value = 1 * This option is invalid for target devices that do not support channel 2.	Specifies the interrupt priority level for the RIIC2 receive-data-full interrupt (RXI2).  Specify the level from 1 to 15.			
RIIC_CFG_CH2_TXI_INT_PRIORITY - Default value = 1 * This option is invalid for target devices that do not support channel 2.	Specifies the interrupt priority level for the RIIC2 transmit-data-empty interrupt (TXI2).  Specify the level from 1 to 15.			
RIIC_CFG_CH2_EEI_INT_PRIORITY (1) - Default value = 1 * This option is invalid for target devices that do not support channel 2.	Specifies the interrupt priority level for the RIIC2 error in transfer/occurrence of events interrupt (EEI2).  Specify the level from 1 to 15. Do not set this option to a value lower than the priority level specified with RIIC_CFG_CH2_RXI_INT_PRIORITY or RIIC_CFG_CH2_TXI_INT_PRIORITY.			
RIIC_CFG_CH2_TEI_INT_PRIORITY (1) - Default value = 1 * This option is invalid for target devices that do not support channel 2.	Specifies the interrupt priority level for the RIIC2 transmit-end interrupt (TEI2).  Specify the level from 1 to 15. Do not set this option to a value lower than the priority level specified with RIIC_CFG_CH2_RXI_INT_PRIORITY or RIIC_CFG_CH2_TXI_INT_PRIORITY.			
RIIC_CFG_CH0_TMO_ENABLE - Default value = 1	Enables the RIIC0 timeout detection function.  - When this is set to 0: RIIC0 timeout detection function is disabled.  - When this is set to 1: RIIC0 timeout detection function is enabled.			
RIIC_CFG_CH2_TMO_ENABLE - Default value = 1 * This option is invalid for target devices that do not support channel 2.	Enables the RIIC2 timeout detection function.  - When this is set to 0, the RIIC2 timeout detection function is disabled.  - When this is set to 1, the RIIC2 timeout detection function is enabled.			
RIIC_CFG_CH0_TMO_DET_TIME - Default value = 0	Selects the timeout detection time for RIIC0.  - When this is set to 0, long mode is selected.  - When this is set to 1, short mode is selected.			
RIIC_CFG_CH2_TMO_DET_TIME  - Default value = 0  * This option is invalid for target devices that do not support channel 2.	Selects the timeout detection time for RIIC2.  - When this is set to 0, long mode is selected.  - When this is set to 1, short mode is selected.			
RIIC_CFG_CH0_TMO_LCNT - Default value = 1	<ul> <li>Enables the internal counter of the timeout detection function to count up while the SCL0 line is held low when the RIIC0 timeout detection function is enabled.</li> <li>When this is set to 0, counting up is disabled while the SCL0 line is held low.</li> <li>When this is set to 1, counting up is enabled while the SCL0 line is held low.</li> </ul>			

# RX Family I<sup>2</sup>C Bus Interface (RIIC) Module Using Firmware Integration Technology

### Note:

1. The priority level cannot be set individually in devices that group EEI0, TEI0, EEI2, and TEI2 as the BL1 interrupt. In this case, the priority levels for EEI0, TEI0, EEI2, and TEI2 will be unified to all be the maximum value of the individual priority levels set in r\_riic\_confg.h. However if the other module specifies a greater value than the value specified for the BL1 priority level in the RIIC, the greater value will be used.

For EEI0 and TEI0 interrupt priority levels, do not set values smaller than the priority levels for RXI0 and TXI0. Also, for EEI2 and TEI2 interrupt priority levels, do not set values smaller than the priority levels for RXI2 and TXI2.

Configuration options in r_riic_config.h (4/4)				
RIIC_CFG_CH2_TMO_LCNT - Default value = 1 * This option is invalid for target devices that do not support channel 2.	Enables the internal counter of the timeout detection function to count up while the SCL2 line is held low when the RIIC2 timeout detection function is enabled.  - When this is set to 0, counting up is disabled while the SCL2 line is held low.  - When this is set to 1, counting up is enabled while the SCL2 line is held low.			
RIIC_CFG_CH0_TMO_HCNT - Default value = 1	<ul> <li>Enables the internal counter of the timeout detection function to count up while the SCL0 line is held high when the RIIC0 timeout detection function is enabled.</li> <li>When this is set to 0, counting up is disabled while the SCL0 line is held high.</li> <li>When this is set to 1, counting up is enabled while the SCL0 line is held high.</li> </ul>			
RIIC_CFG_CH2_TMO_HCNT - Default value = 1 * This option is invalid for target devices that do not support channel 2.	Enables the internal counter of the timeout detection function to count up while the SCL2 line is held high when the RIIC2 timeout detection function is enabled.  - When this is set to 0, counting up is disabled while the SCL2 line is held high.  - When this is set to 1, counting up is enabled while the SCL2 line is held high.			
RIIC_CFG_BUS_CHECK_COUNTER - Default value = 1000	Specifies the timeout counter (number of times to perform bus checking) when the RIIC API function performs bus checking.  Specify a value less than or equal to 0xFFFFFFF.  The bus checking is performed in the following timings:  - Before generating a start condition  - After detecting a stop condition  - After generating each condition using the RIIC control function (R_RIIC_Control function)  - After generating the SCL one-shot pulse using the RIIC control function (R_RIIC_Control function).  With the bus checking, when the bus is busy, the timeout counter is decremented by the software until the bus becomes free. When the counter reaches 0, the API determines that a timeout has occurred and returns an error (Busy) as the return value.  * The timeout counter is used for the bus not to be locked. Therefore specify the value greater than or equal to the time for that the other device holds the SCL pin low.  Setting time for the timeout (ns) ≈ (1/1CLK) (Hz)) × counter value × 10			

Configuration options in r_riic_rx_config.h				
R_RIIC_CFG_RIICi_SCLi_PORT  i = 0 to 3  - When i = 0, the default value = '1'  - When i = 1, the default value = '2'  - When i = 2, the default value = '1'  - When i = 3, the default value = 'C'	Selects port groups used as the SCL pins.  Specify the value as an ASCII code in the range '0' to 'J'.			
R_RIIC_CFG_RIICi_SCLi_BIT  i = 0 to 3  - When i = 0, the default value = '2'  - When i = 1, the default value = '1'  - When i = 2, the default value = '6'  - When i = 3, the default value = '0'	Selects pins used as the SCL pins.  Specify the value as an ASCII code in the range '0' to '7'.			
R_RIIC_CFG_RIICi_SDAi_PORT i = 0 to 3  - When i = 0, the default value = '1'  - When i = 1, the default value = '2'  - When i = 2, the default value = '1'  - When i = 3, the default value = 'C'	Selects port groups used as the SDA pins.  Specify the value as an ASCII code in the range '0' to 'J'.			
R_RIIC_CFG_RIICi_SDAi_BIT  i = 0 to 3  - When i = 0, the default value = '3'  - When i = 1, the default value = '0'  - When i = 2, the default value = '7'  - When i = 3, the default value = '1'	Selects pins used as the SDA pins.  Specify the value as an ASCII code in the range '0' to '7'.			

# 2.7 Code Size

Typical code sizes associated with this module are listed below. Information is listed for a single representative device of the RX100 Series, RX200 Series, and RX600 Series, respectively.

The ROM (code and constants) and RAM (global data) sizes are determined by the build-time configuration options described in 2.6, Configuration Overview. The table lists reference values when the C compiler's compile options are set to their default values, as described in 2.3, Supported Toolchains. The compile option default values are optimization level: 2, optimization type: for size, and data endianness: little-endian. The code size varies depending on the C compiler version and compile options.

	ROM, RAM and Stack Code Sizes					
Device	Catego	ry	Memory Used		Remarks	
		With Parameter Checking	Without Parameter Checking			
RX130	ROM	1 channel used	9,013 bytes	8,734 bytes		
	RAM	1 channel used	37 bytes			
	Maximum stack usage		392 bytes		Nested interrupts are prohibited, so the maximum value when one channel is used is listed.	
RX231	ROM	1 channel used	8,929 bytes	8,650 bytes		
	RAM	1 channel used	37 bytes			
	Maximum stack usage		368 bytes		Nested interrupts are prohibited, so the maximum value when one channel is used is listed.	
RX64M		1 channel used	9,023 bytes	8,744 bytes		
	ROM	2 channels used	9,810 bytes	9,531 bytes		
	1 channel used 111 bytes					
	RAM	2 channels used	111 bytes			
	Maximum stack usage		356 bytes		Nested interrupts are prohibited, so the maximum value when one channel is used is listed.	

### 2.8 Parameters

This section describes the structure whose members are API parameters. This structure is located in r\_riic\_rx\_if.h as are the prototype declarations of API functions.

The contents of the structure are referred and updated during communication. Do not rewrite the structure during communication (RIIC\_COMMUNICATION).

```
typedef volatile struct
{
  uint8_t rsv2; /* Reserved area */
  uint8_t rsv1; /* Reserved area */
  riic_ch_dev_status_t dev_sts; /* Device state flag */
  uint8_t ch_no; /* Channel number of the used device */
  riic_callback callbackfunc; /* Callback function */
  uint32_t cnt2nd; /* Second data counter (number of bytes) */
  uint32_t cnt1st; /* First data counter (number of bytes) */
  uint8_t *p_data2nd; /* Pointer to the second data storage buffer */
  uint8_t *p_data1st; /* Pointer to the first data storage buffer */
  uint8_t *p_slv_adr; /* Pointer to the slave address storage buffer */
  vint8_t *p_slv_adr; /* Pointer to the slave address storage buffer */
  viic info t;
```

### 2.9 Return Values

This section describes return values of API functions. This enumeration is located in r\_riic\_rx\_if.h as are the prototype declarations of API functions.

```
typedef enum
{
   RIIC_SUCCESS = OU, /* Function is called successfully */
   RIIC_ERR_LOCK_FUNC, /* The RIIC is used by another module */
   RIIC_ERR_INVALID_CHAN, /* Nonexistent channel is specified */
   RIIC_ERR_INVALID_ARG, /* Invalid parameter is specified */
   RIIC_ERR_NO_INIT, /* Uninitialized state */
   RIIC_ERR_BUS_BUSY, /* Bus is busy */
   RIIC_ERR_AL, /* The function was called while an arbitration-lost has been detected */
   RIIC_ERR_TMO, /* Timeout is detected */
   RIIC_ERR_OTHER, /* Other error */
} riic_return_t;
```

# 2.10 Adding the FIT Module to Your Project

The FIT module must be added to each project in the e2Studio.

You can use the FIT plug-in to add the FIT module to your project, or the module can be added manually.

It is recommended to use the FIT plug-in as you can add the module to your project easily and also it will automatically update the include file paths for you.

To add the FIT module using the plug-in, refer to chapter 2. "Adding FIT Modules to e2 studio Projects Using FIT Plug-In" in the "Adding Firmware Integration Technology Modules to Projects" application note (R01AN1723).

To add the FIT module manually, refer to chapter 3. "Adding FIT Modules to e2 studio Projects Manually" in the "Adding Firmware Integration Technology Modules to Projects (R01AN1723)"

When using the FIT module, the BSP FIT module also needs to be added. For details on the BSP FIT module, refer to the "Board Support Package Module Using Firmware Integration Technology" application note (R01AN1685).

### 3. API Functions

# 3.1 R\_RIIC\_Open()

This function initializes the RIIC FIT module. This function must be called before calling any other API functions.

### **Format**

### **Parameters**

\*p\_riic\_info

This is the pointer to the I<sup>2</sup>C communication information structure.

Only the member of the structure used in this function is described here. Refer to 2.8 Parameters for details on the structure.

The contents of the structure are referred and updated during communication. Do not rewrite the structure during communication (RIIC\_COMMUNICATION) and when an error has occurred (RIIC\_TMO and RIIC\_ERROR).

For the parameter which has '(to be updated)' in the comment below, the argument for the parameter will be updated during the API execution.

```
riic_ch_dev_status_t dev_sts; /* Device state flag (to be updated) */
uint8 t ch no; /* Channel number */
```

### **Return Values**

```
RIIC_SUCCESS, /* Processing completed successfully */
RIIC_ERR_LOCK_FUNC, /* The API is locked by the other task. */
RIIC_ERR_INVALID_CHAN, /* Nonexistent channel */
RIIC_ERR_INVALID_ARG, /* Invalid parameter */
RIIC_ERR_OTHER, /* The event occurred is invalid in the current state. */
```

### **Properties**

Prototyped in r\_riic\_rx\_if.h.

### Description

Performs the initialization to start the RIIC communication. Sets the RIIC channel specified by the parameter. If the state of the channel is 'uninitialized (RIIC\_NO\_INIT)', the following processes are performed.

- Setting the state flag
- Setting I/O ports
- Allocating I<sup>2</sup>C output ports
- Cancelling RIIC module-stop state
- Initializing variables used by the API
- Initializing the RIIC registers used for the RIIC communication
- Disabling the RIIC interrupts



### Reentrant

Function is reentrant for different channels.

# **Example**

```
volatile riic_return_t ret;
riic_info_t iic_info_m;
iic_info_m.dev_sts = RIIC_NO_INIT;
iic_info_m.ch_no = 0;
ret = R_RIIC_Open(&iic_info_m);
```

# **Special Notes**

None

# 3.2 R RIIC MasterSend()

Starts master transmission. Changes the transmit pattern according to the parameters. Operates batched processing until stop condition generation.

# **Format**

### **Parameters**

\*p\_riic\_info

This is the pointer to the I<sup>2</sup>C communication information structure. The transmit patterns can be selected from four patterns by the parameter setting. Refer to Special Notes in this section for available settings and the setting values for each transmit pattern. Also refer to 1.3.2 Master Transmission for details of each pattern.

Only members of the structure used in this function are described here. Refer to 2.8 Parameters for details on the structure.

The contents of the structure are referred and updated during communication. Do not rewrite the structure during communication (RIIC\_COMMUNICATION) and when an error has occurred (RIIC\_TMO and RIIC\_ERROR).

When setting the slave address, store it without shifting 1 bit to left.

For the parameter which has '(to be updated)' in the comment below, the argument for the parameter will be updated during the API execution.

### **Return Values**

```
RIIC_SUCCESS /* Processing completed successfully */
RIIC_ERR_INVALID_CHAN /* The channel is nonexistent. */
RIIC_ERR_INVALID_ARG /* The parameter is invalid. */
RIIC_ERR_NO_INIT /* Uninitialized state */
RIIC_ERR_BUS_BUSY /* The bus state is busy. */
RIIC_ERR_AL /* Arbitration-lost error occurred */
RIIC_ERR_TMO /* Timeout is detected */
RIIC_ERR_OTHER /* The event occurred is invalid in the current state. */
```

### **Properties**

Prototyped in r\_riic\_rx\_if.h.

### Description

Starts the RIIC master transmission. The transmission is performed with the RIIC channel and transmit pattern specified by parameters. If the state of the channel is 'idle (RIIC\_IDLE, RIIC\_FINISH, or RIIC\_NACK)', the following processes are performed.

- Setting the state flag
- Initializing variables used by the API
- Enabling the RIIC interrupts

- Generating a start condition

### Reentrant

Function is reentrant for different channels.

# **Example**

```
/* for MasterSend(Pattern 1) */
#include <stddef.h>
#include "platform.h"
#include "r riic rx if.h"
riic info t iic info m;
void CallbackMaster(void);
void main(void);
void main (void)
    volatile riic return t ret;
    uint8 t addr eeprom[1] = \{0x50\};
    uint8 t access addr1[1] = \{0x00\};
    uint8 t mst send data[5] = \{0x81, 0x82, 0x83, 0x84, 0x85\};
    /* Sets IIC Information for sending pattern 1. */
    iic info m.dev sts = RIIC NO INIT;
    iic_info_m.ch_no = 0;
    iic_info_m.callbackfunc = &CallbackMaster;
    iic info m.cnt2nd = 3;
    iic info m.cnt1st = 1;
    iic info m.p data2nd = mst send data;
    iic info m.p data1st = access addr1;
    iic info m.p slv adr = addr eeprom;
    /* RIIC open */
    ret = R RIIC Open(&iic info m);
    /* RIIC send start */
    ret = R_RIIC_MasterSend(&iic_info_m);
    while(1);
}
void CallbackMaster(void)
    volatile riic_return_t ret;
    riic mcu status t
                          iic status;
    ret = R_RIIC_GetStatus(&iic_info_m, &iic_status);
    if(RIIC SUCCESS != ret)
        /* Call error processing for the R RIIC GetStatus() function */
    }
    else
    {
```

# RX Family I<sup>2</sup>C Bus Interface (RIIC) Module Using Firmware Integration Technology

# **Special Notes**

The table below lists available settings for each pattern.

Structure	Available Settings for Each Pattern of the Master Transmission				
Member	Pattern 1	Pattern 2	Pattern 3	Pattern 4	
*p_slv_adr	Pointer to the slave ad	dress storage buffer		FIT_NO_PTR (1)	
*p_data1st Pointer to the first data storage buffer FIT_NO_PTR (1) for transmitting		FIT_NO_PTR (1)	FIT_NO_PTR (1)		
*p_data2nd	Pointer to the second data storage buffer for transmitting		FIT_NO_PTR (1)	FIT_NO_PTR (1)	
cnt1st	1st 0000 0001h to FFFF FFFFh (2) 0		0	0	
cnt2nd	0000 0001h to FFFF FFFFh (2)		0	0	
callbackfunc	Specify the function name used				
ch_no	00h to FFh				
dev_sts	Device state flag				
rsv1, rsv2	Reserved (value set here has no effect )				

### Notes:

- 1. When using pattern 2, 3, or 4, set 'FIT\_NO\_PTR' as the argument of the parameter.
- 2. 0 cannot be set.

## 3.3 R RIIC MasterReceive()

Starts master reception. Changes the receive pattern according to the parameters. Operates batched processing until stop condition generation.

## **Format**

#### **Parameters**

\*p riic info

This is the pointer to the I<sup>2</sup>C communication information structure. The receive pattern can be selected from master reception and master transmit/receive by the parameter setting. Refer to the Special Notes in this section for available settings and the setting values for each receive pattern. Also refer to 1.3.3 Master Reception for details of each receive pattern.

Only members of the structure used in this function are described here. Refer to 2.8 Parameters for details on the structure.

The contents of the structure are referred and updated during communication. Do not rewrite the structure during communication (RIIC\_COMMUNICATION) and when an error has occurred (RIIC\_TMO and RIIC\_ERROR).

When setting the slave address, store it without shifting 1 bit to left.

For the parameter which has '(to be updated)' in the comment below, the argument for the parameter will be updated during the API execution.

#### **Return Values**

```
RIIC_SUCCESS /* Processing completed successfully */
RIIC_ERR_INVALID_CHAN /* The channel is nonexistent. */
RIIC_ERR_INVALID_ARG /* The parameter is invalid. */
RIIC_ERR_NO_INIT /* Uninitialized state */
RIIC_ERR_BUS_BUSY /* The bus state is busy. */
RIIC_ERR_AL /* Arbitration-lost error occurred */
RIIC_ERR_TMO /* Timeout is detected */
RIIC_ERR_OTHER /* The event occurred is invalid in the current state. */
```

## **Properties**

Prototyped in r\_riic\_rx\_if.h.

## **Description**

Starts the RIIC master reception. The reception is performed with the RIIC channel and receive pattern specified by parameters. If the state of the channel is 'idle (RIIC\_IDLE, RIIC\_FINISH, or RIIC\_NACK)', the following processes are performed.

- Setting the state flag
- Initializing variables used by the API
- Enabling the RIIC interrupts
- Generating a start condition

#### Reentrant

Function is reentrant for different channels.

## **Example**

```
#include <stddef.h>
#include "platform.h"
#include "r_riic_rx_if.h"
riic_info_t
            iic_info_m;
void CallbackMaster(void);
void main(void);
void main (void)
   volatile riic_return_t ret;
   uint8 t addr eeprom[1] = \{0x50\};
   uint8_t access_addr1[1] = \{0x00\};
   uint8_t mst_store_area[5] = {0xff,0xff,0xff,0xff,0xff};
    /* Sets IIC Information. */
   iic_info_m.dev_sts = RIIC_NO_INIT;
    iic info m.ch no = 0;
    iic info m.callbackfunc = &CallbackMaster;
    iic info m.cnt2nd = 3;
   iic_info_m.cnt1st = 1;
    iic_info_m.p_data2nd = mst_store_area;
    iic_info_m.p_data1st = access_addr1;
    iic_info_m.p_slv_adr = addr_eeprom;
    /* RIIC open */
    ret = R RIIC Open(&iic info m);
    /* RIIC receive start */
    ret = R RIIC MasterReceive(&iic info m);
   while (1);
}
```

## **Special Notes**

The table below lists available settings for each receive pattern.

Structure	Available Settings for Each Pattern of the Master Reception						
Member	Master Reception	Master transmit/receive					
*p_slv_adr	Pointer to the slave address storage buffer						
*p_data1st	Not used (value set here has no effect)	Pointer to the first data storage buffer for transmitting					
*p_data2nd	Pointer to the second data storage buffer for	receiving					
dev_sts	Device state flag						
cnt1st (1)	0	0000 0001h to FFFF FFFFh					
cnt2nd	0000 0001h to FFFF FFFFh (2)						
callbackfunc	Specify the function name used						
ch_no	00h to FFh						
rsv1, rsv2, rsv3	Reserved (value set here has no effect)						

#### Notes:

- 1. The receive pattern is determined by whether cnt1st is 0 or not.
- 2. 0 cannot be set.

# 3.4 R\_RIIC\_SlaveTransfer()

This function performs slave transmission and reception. Changes the transmit and receive pattern according to the parameters.

#### **Format**

## **Parameters**

\*p riic info

This is the pointer to the I<sup>2</sup>C communication information structure. The operation can be selected from preparation for slave reception, slave transmission, or both of them by the parameter setting. Refer to the Special Notes in this section for available parameter settings. Also refer to 1.3.4 Slave Transmission and Reception for details of slave operations.

Only members of the structure used in this function are described here. Refer to 2.8 Parameters for details on the structure.

The contents of the structure are referred and updated during communication. Do not rewrite the structure during communication (RIIC\_COMMUNICATION) and when an error has occurred (RIIC\_TMO and RIIC\_ERROR).

For the parameter which has '(to be updated)' in the comment below, the argument for the parameter will be updated during the API execution.

## **Return Values**

```
RIIC_SUCCESS /* Processing completed successfully */
RIIC_ERR_INVALID_CHAN /* The channel is nonexistent. */
RIIC_ERR_INVALID_ARG /* The parameter is invalid. */
RIIC_ERR_NO_INIT /* Uninitialized state */
RIIC_ERR_BUS_BUSY /* The bus state is busy. */
RIIC_ERR_AL /* Arbitration-lost error occurred */
RIIC_ERR_TMO /* Timeout is detected */
RIIC_ERR_OTHER /* The event occurred is invalid in the current state. */
```

#### **Properties**

Prototyped in r\_riic\_rx\_if.h.



## **Description**

Prepares for the RIIC slave transmission or slave reception. If this function is called while the master is communicating, an error occurs. Sets the RIIC channel specified by the parameter. If the state of the channel is 'idle (RIIC\_IDLE, RIIC\_FINISH, or RIIC\_NACK)', the following processes are performed.

- Setting the state flag
- Initializing variables used by the API
- Initializing the RIIC registers used for the RIIC communication
- Enabling the RIIC interrupts
- Setting the slave address and enabling the slave address match interrupt

#### Reentrant

Function is reentrant for different channels.

## **Example**

```
#include <stddef.h>
#include "platform.h"
#include "r riic rx if.h"
riic_info_t
            iic_info_m;
void CallbackMaster(void);
void CallbackSlave(void);
void main(void);
void main (void)
    volatile
             riic return t ret;
   riic_info_t iic_info_s;
   uint8 t addr eeprom[1] = \{0x50\};
    uint8 t access addr1[1] = \{0x00\};
    uint8_t mst_send_data[5] = {0x81,0x82,0x83,0x84,0x85};
    uint8 t slv send data[5] = \{0x71, 0x72, 0x73, 0x74, 0x75\};
    uint8 t mst store area[5] = {0xFF,0xFF,0xFF,0xFF,0xFF};
    uint8 t slv store area[5] = {0xFF,0xFF,0xFF,0xFF,0xFF};
    /* Sets IIC Information for Master Send. */
    iic info m.dev sts = RIIC NO INIT;
    iic info m.ch no = 0;
    iic_info_m.callbackfunc = &CallbackMaster;
    iic_info_m.cnt2nd = 3;
    iic info m.cnt1st = 1;
    iic info m.p data2nd = mst store area;
    iic info m.p data1st = access addr1;
    iic info m.p slv adr = addr eeprom;
    /* Sets IIC Information for Slave Transfer. */
    iic info s.dev sts = RIIC NO INIT;
    iic info s.ch no = 0;
    iic_info_s.callbackfunc = &CallbackSlave;
    iic info s.cnt2nd = 3;
    iic info s.cnt1st = 3;
    iic info s.p data2nd = slv store area;
    iic info s.p data1st = slv send data;
```

RENESAS

```
iic info s.p slv adr = (uint8 t*)FIT NO PTR;
   /* RIIC open */
   ret = R RIIC Open(&iic info m);
   /* RIIC slave transfer enable */
   ret = R_RIIC_SlaveTransfer(&iic_info_s);
   /* RIIC master send start */
   ret = R RIIC MasterSend(&iic info m);
   while (1);
}
void CallbackMaster(void)
{
   volatile riic_return_t ret;
   ret = R_RIIC_GetStatus(&iic_info_m, &iic_status);
   if(RIIC SUCCESS != ret)
       /* Call error processing for the R RIIC GetStatus() function */
   }
   else
       /* Processing when a timeout, arbitration-lost, NACK,
          or others is detected by verifying the iic_status flag._{\star}^{\star}/
}
void CallbackSlave(void)
   /* Processing when an event occurs in slave mode as required. */
}
```

## **Special Notes**

The table below lists available settings for each receive pattern.

Structure	Available Parameter Settings						
Member	Slave Reception	Slave Transmission					
*p_slv_adr	Not used (value set here has no effect)						
*p_data1st	(For slave transmission)	Pointer to the first data storage buffer for transmitting (1)					
*p_data2nd	Pointer to the second data storage buffer for receiving (2)	(For slave reception)					
dev_sts	Device state flag						
cnt1st	(For slave transmission)	0000 0001h to FFFF FFFFh					
cnt2nd	0000 0001h to FFFF FFFFh	(For slave reception)					
callbackfunc	Specify the function name used						
ch_no	00h to FFh						
rsv1, rsv2, rsv3	Reserved (value set here has no effect)						

## Notes:

- Set this when performing slave transmission.
   When slave transmission is not used in the user system, set FIT\_NO\_PTR.
- Set this when performing slave reception.When slave reception is not used in the user system, set FIT\_NO\_PTR.

# 3.5 R\_RIIC\_GetStatus()

Returns the state of this module.

#### **Format**

#### **Parameters**

\*p\_riic\_info

This is the pointer to the I<sup>2</sup>C communication information structure.

Only the member of the structure used in this function is described here. Refer to 2.8 Parameters for details on the structure.

For the parameter which has '(to be updated)' in the comment below, the argument for the parameter will be updated during the API execution.

#### \*p\_riic\_status

This contains the variable to store the RIIC state. Use the structure members listed below to specify parameters.

```
typedef union
  uint32 t LONG;
  struct
  {
        uint32 t rsv:19; /* reserve */
        uint32 t TMO:1; /* Timeout flag */
        uint32 t AL:1; /* Arbitration lost detection flag */
        uint32 t rsv:4; /* reserve */
        uint32 t SCLO:1; /* SCL pin output control status */
        uint32 t SDAO:1; /* SDA pin output control status */
        uint32 t SCLI:1; /* SCL pin level */
        uint32 t SDAI:1; /* SDA pin level */
        uint32 t NACK:1; /* NACK detection flag */
        uint32 t rsv:1; /* reserve */
        uint32 t BSY:1; /* Bus status flag */
  }BIT;
} riic mcu status t;
```

## **Return Values**

RIIC\_SUCCESS /\* Processing completed successfully \*/
RIIC\_ERR\_INVALID\_CHAN /\* The channel is nonexistent. \*/
RIIC\_ERR\_INVALID\_ARG /\* The parameter is invalid. \*/

## **Properties**

Prototyped in r\_riic\_rx\_if.h.

## **Description**

Returns the state of this module.

By reading the register, pin level, variable, or others, obtains the state of the RIIC channel which specified by the parameter, and returns the obtained state as 32-bit structure.

When this function is called, the RIIC arbitration-lost flag and NACK flag are cleared to 0. If the device state is "RIIC\_ AL", the value is updated to "RIIC\_FINISH".

## Reentrant

Function is reentrant for different channels.

## **Example**

```
volatile riic_return_t ret;
riic_info_t iic_info_m;
riic_mcu_status_t riic_status;

iic_info_m.ch_no = 0;

ret = R_RIIC_GetStatus(&iic_info_m, &riic_status);
```

# **Special Notes**

The following shows the state flag allocation.

Ţ <u></u>
b31 to b16
Reserved
Reserved
Rsv
Undefined

b15 to b13	b12	b11	b10 to b8
Reserved	Event de	etection	Reserved
Reserved	Timeout detection	Arbitration lost detection	Reserved
Rsv	TMO	AL	Rsv
Undefined	0: Not d 1: Det		Undefined

b7	b6	b5	b4	b3	b2	b1	b0
Reserved	Pin s	Pin status		Pin level		Reserved	Bus state
Reserved	SCL pin control	SDA pin control	SCL pin level	SDA pin level	NACK detection	Reserved	Bus busy/ready
rsv	SCLO	SDAO	SCLI	SDAI	NACK	rsv	BSY
Undefined		0: Output low level 1: Output Hi-Z		v level n level	0: Not detected 1: Detected	Undefined	0: Idle 1: Busy

# 3.6 R\_RIIC\_Control()

This function outputs conditions, Hi-Z from the SDA, and one-shot of the SCL clock. Also it resets the settings of this module. This function is mainly used when a communication error occurs.

#### **Format**

#### **Parameters**

\*p\_riic\_info

This is the pointer to the I<sup>2</sup>C communication information structure.

Only the member of the structure used in this function is described here. Refer to 2.8 Parameters for details on the structure.

The contents of the structure are referred and updated during communication. Do not rewrite the structure during communication (RIIC\_COMMUNICATION) and when an error has occurred (RIIC\_TMO and RIIC\_ERROR).

For the parameter which has '(to be updated)' in the comment below, the argument for the parameter will be updated during the API execution.

#### ctrl\_ptn

Specifies the output pattern.

The output pattern listed below can be specified simultaneously. When specifying multiple patterns simultaneously, specify them with '|'(OR).

The following output patterns can be specified simultaneously with a combination of two or three of them.

- RIIC\_GEN\_START\_CON
- RIIC\_GEN\_RESTART\_CON
- RIIC\_GEN\_STOP\_CON

The following two can specified simultaneously.

- RIIC\_GEN\_SDA\_HI\_Z
- RIIC\_GEN\_SCL\_ONESHOT

```
#define RIIC_GEN_START_CON (uint8_t)(0x01) /* Start condition generation */
#define RIIC_GEN_STOP_CON (uint8_t)(0x02) /* Stop condition generation */
#define RIIC_GEN_RESTART_CON (uint8_t)(0x04) /* Restart condition generation */
#define RIIC_GEN_SDA_HI_Z (uint8_t)(0x08) /* Hi-Z output from the SDA pin */
#define RIIC_GEN_SCL_ONESHOT (uint8_t)(0x10) /* SCL clock one-shot output */
#define RIIC_GEN_RESET (uint8_t)(0x20) /* RIIC module reset */
```

#### **Return Values**

```
RIIC_SUCCESS /* Processing completed successfully */
RIIC_ERR_INVALID_CHAN /* Nonexistent channel */
RIIC_ERR_INVALID_ARG /* Invalid parameter */
RIIC_ERR_BUS_BUSY /* Bus is busy */
RIIC_ERR_AL /* Arbitration-lost error occurred */
RIIC_ERR_OTHER /* The event occurred is invalid in the current state. */
```

## **Properties**

Prototyped in r\_riic\_rx\_if.h.

## Description

Outputs control signals of the RIIC. Outputs conditions specified by the argument, Hi-Z from the SDA pin, and one-shot of the SCL clock. Also resets the RIIC module settings.

### Reentrant

Function is reentrant for different channels.

## **Example**

```
/* Outputs an extra SCL clock cycle after the SDA pin state is changed to a high-
impedance state. */
volatile riic_return_t ret;
riic_info_t iic_info_m;

iic_info_m.ch_no = 0;

ret = R RIIC Control(&iic info m, RIIC GEN SDA HI Z | RIIC GEN SCL ONESHOT);
```

## **Special Notes**

One-shot output of the SCL clock

In master mode, if the clock signals from the master and slave devices go out of synchronization due to noise or other factors, the slave device may hold the SDA line low (bus hang up). Then the SDA line can be released from being held low by outputting one clock of the SCL at a time.

In this module, one clock of the SCL can be output by setting the output pattern "RIIC\_GEN\_SCL\_ONESHOT" (one-shot output of the SCL clock) and calling  $R_RIIC_Control()$ .

# 3.7 R\_RIIC\_Close()

This function completes the RIIC communication and releases the RIIC used.

#### **Format**

#### **Parameters**

\*p\_riic\_info

This is the pointer to the I<sup>2</sup>C communication information structure.

Only the member of the structure used in this function is described here. Refer to 2.8 Parameters for details on the structure.

The contents of the structure are referred and updated during communication. Do not rewrite the structure during communication (RIIC\_COMMUNICATION) and when an error has occurred (RIIC\_TMO and RIIC\_ERROR).

For the parameter which has '(to be updated)' in the comment below, the argument for the parameter will be updated during the API execution.

```
riic_ch_dev_status_t dev_sts; /* Device state flag (to be updated) */
uint8 t ch no; /* Channel number */
```

#### **Return Values**

```
RIIC_SUCCESS /* Processing completed successfully */
RIIC_ERR_INVALID_CHAN /* The channel is nonexistent. */
RIIC_ERR_INVALID_ARG /* Invalid parameter */
```

## **Properties**

Prototyped in r\_riic\_rx\_if.h.

## **Description**

Configures the settings to complete the RIIC communication. Disables the RIIC channel specified by the parameter. The following processes are performed in this function.

- Entering the RIIC module-stop state
- Releasing I<sup>2</sup>C output ports
- Disabling the RIIC interrupt

To restart the communication, call the R\_RIIC\_Open() function (initialization function). If the communication is forcibly terminated, that communication is not guaranteed.

#### Reentrant

Function is reentrant for different channels.



# **Example**

```
volatile riic_return_t ret;
riic_info_t iic_info_m;
iic_info_m.ch_no = 0;
ret = R RIIC Close(&iic info m);
```

# **Special Notes**

None

# 3.8 R\_RIIC\_GetVersion()

Returns the current version of this module.

## **Format**

uint32\_t R\_RIIC\_GetVersion(void)

#### **Parameters**

None

## **Return Values**

Version number

#### **Properties**

Prototyped in r\_riic\_rx\_if.h.

## **Description**

This function will return the version of the currently installed RIIC FIT module. The version number is encoded where the top 2 bytes are the major version number and the bottom 2 bytes are the minor version number. For example, Version 4.25 would be returned as 0x00040019.

#### Reentrant

Function is reentrant for different channels.

## **Example**

```
uint32_t version;
version = R_RIIC_GetVersion();
```

## **Special Notes**

This function is inlined using '#pragma inline'.

# 4. Appendices

## 4.1 Communication Method

This module controls each processing such as start condition generation, slave address transmission, and others as a single protocol, and performs communication by combining these protocols.

## 4.1.1 States for API Operation

Table 4.1 lists the States Used for Protocol Control.

Table 4.1 States Used for Protocol Control (enum r\_riic\_api\_status\_t)

No.	Constant Name	Description
STS0	RIIC_STS_NO_INIT	Uninitialized state
STS1	RIIC_STS_IDLE	Idle state (ready for master communication)
STS2	RIIC_STS_IDLE_EN_SLV	Idle state (ready for master/slave communication)
STS3	RIIC_STS_ST_COND_WAIT	Wait state for a start condition to be detected
STS4	RIIC_STS_SEND_SLVADR_W_WAIT	Wait state for the slave address [write] transmission to complete
STS5	RIIC_STS_SEND_SLVADR_R_WAIT	Wait state for the slave address [read] transmission to complete
STS6	RIIC_STS_SEND_DATA_WAIT	Wait state for the data transmission to complete
STS7	RIIC_STS_RECEIVE_DATA_WAIT	Wait state for the data reception to complete
STS8	RIIC_STS_SP_COND_WAIT	Wait state for a stop condition to be detected
STS9	RIIC_STS_AL	Arbitration-lost state
STS10	RIIC_STS_TMO	Timeout detection state

## 4.1.2 Events During API Operation

Table 4.2 lists the Events Used for Protocol Control. When the interface functions accompanying this module are called, they are defined as events as well as interrupts.

Table 4.2 Events Used for Protocol Control (enum r\_riic\_api\_event\_t)

No.	Event	Event Definition
EV0	RIIC_EV_INIT	R_RIIC_Open() called
EV1	RIIC_EV_EN_SLV_TRANSFER	R_RIIC_SlaveTransfer() called
EV2	RIIC_EV_GEN_START_COND	R_RIIC_MasterSend()
E V Z	KIIC_EV_GEN_STAKT_COND	or R_RIIC_MasterReceive() called
EV3	RIIC_EV_INT_START	EEI interrupt occurred (interrupt flag: START)
EV4	RIIC_EV_INT_ADD	TEI interrupt occurred, TXI interrupt occurred
EV5	RIIC_EV_INT_SEND	TEI interrupt occurred, TXI interrupt occurred
EV6	RIIC_EV_INT_RECEIVE	RXI interrupt occurred
EV7	RIIC_EV_INT_STOP	EEI interrupt occurred (interrupt flag: STOP)
EV8	RIIC_EV_INT_AL	EEI interrupt occurred (interrupt flag: AL)
EV9	RIIC_EV_INT_NACK	EEI interrupt occurred (interrupt flag: NACK)
EV10	RIIC_EV_INT_TMO	EEI interrupt occurred (interrupt flag: TMO)

## 4.1.3 Protocol State Transitions

In this module, a state transition occurs when an interface function provided is called or when an  $I^2C$  interrupt request is generated. Figure 4.1 to Figure 4.4 show protocol state transitions.




Figure 4.1 State Transition on Initialization ('R\_RIIC\_Open()' Called)




Figure 4.2 State Transition on Master Transmission (R\_RIIC\_MasterSend() Called)




Figure 4.3 State Transition on Master Reception (R\_RIIC\_MasterReceive() Called)




Figure 4.4 State Transition on Slave Transmission and Reception (R\_RIIC\_SlaveTransfer() Called)

## 4.1.4 Protocol State Transition Table

The processing when the events in Table 4.2 occur in the states in Table 4.1 is shown in the Table 4.3 Protocol State Transition. Refer to Table 4.4 for details of each function.

Table 4.3 Protocol State Transition Table (gc\_riic\_mtx\_tbl[][]) (1)

	State	Event										
	State	EV0	EV1	EV2	EV3	EV4	EV5	EV6	EV7	EV8	EV9	EV10
STS0	Uninitialized state [RIIC_STS_NO_INIT]	Func0	ERR	ERR	ERR	ERR	ERR	ERR	ERR	ERR	ERR	ERR
STS1	Idle state (ready for master communication) [RIIC_STS_IDLE]	ERR	Func 10	Func1	ERR							
STS2	Idle state (ready for master/slave communication) [RIIC_STS_IDLE_EN_SLV]	ERR	ERR	Func1	ERR	Func4	ERR	Func4	ERR	ERR	ERR	ERR
STS3	Wait state for the start condition to be generated  [RIIC_STS_ST_COND_WAIT]	ERR	ERR	ERR	Func2	ERR	ERR	ERR	ERR	Func8	Func9	Func 11
STS4	Wait state for the slave address [write] to complete [RIIC_STS_SEND_SLVADR_W_WAIT]	ERR	ERR	ERR	ERR	Func3	ERR	ERR	ERR	Func8	Func9	Func 11
STS5	Wait state for the slave address [read] to complete [RIIC_STS_SEND_SLVADR_R_WAIT]	ERR	ERR	ERR	ERR	ERR	ERR	Func3	ERR	Func8	Func9	Func 11
STS6	Wait state for the data transmission to complete [RIIC_STS_SEND_DATA_WAIT]	ERR	ERR	ERR	ERR	ERR	Func5	ERR	ERR	Func8	Func9	Func 11
STS7	Wait state for the data reception to complete [RIIC_STS_RECEIVE_DATA_WAIT]	ERR	ERR	ERR	ERR	ERR	ERR	Func6	ERR	ERR	Func9	Func 11
STS8	Wait state for the stop condition to be generated [RIIC_STS_SP_COND_WAIT]	ERR	ERR	ERR	ERR	ERR	ERR	ERR	Func7	ERR	Func9	Func 11
STS9	Arbitration-lost state [RIIC_STS_AL]	ERR	ERR	ERR	ERR	ERR	Func5	Func6	Func7	ERR	ERR	ERR
STS10	Timeout detection state [RIIC_STS_TMO]	ERR	ERR	ERR	ERR	ERR	ERR	ERR	ERR	ERR	ERR	ERR

## Note:

1. ERR indicates RIIC\_ERR\_OTHER. When an unexpected event is notified in a state, error processing will be performed.

## 4.1.5 Functions Used on Protocol State Transitions

Table 4.4 lists the Functions Used on Protocol State Transition.

Table 4.4 Functions Used on Protocol State Transition

Processing	Function	Overview
Func0	riic_init_driver()	Initialization
Func1	riic_generate_start_cond()	Start condition generation (for master transmission)
Func2	riic_after_gen_start_cond()	Processing after generating a start condition
Func3	riic_after_send_slvadr()	Processing after completing the slave address transmission
Func4	riic_after_receive_slvadr()	Processing after matching the received slave address
Func5	riic_write_data_sending()	Data transmission
Func6	riic_read_data_receiving()	Data reception
Func7	riic_after_dtct_stop_cond ()	Communication end processing
Func8	riic_arbitration_lost()	Processing when detecting an arbitration-lost
Func9	riic_nack()	Processing when detecting a NACK
Func10	riic_enable_slave_transfer()	Enabling slave transmission/reception
Func11	riic_time_out()	Processing when detecting a timeout

## 4.1.6 Flag States on State Transitions

## 1. Controlling states of channels

Multiple slaves on the same bus can be exclusively controlled using the channel state flag 'g\_riic\_ChStatus[]'. Each channel has the channel state flag and the flag is controlled by the global variable. When the initialization for this module has completed and the target bus is not being used for a communication, the flag becomes 'RIIC\_IDLE/RIIC\_FINISH/RIIC\_NACK' (idle state (ready for communication)) and communication is available. When the bus is being used for communication, the flag becomes 'RIIC\_COMMUNICATION' (communicating). When communication is started, the flag is always verified. Thus, if a device is communicating on a bus, then no other device can start communicating on the same bus. Simultaneous communication can be achieved by controlling the channel state flag for each channel.

## 2. Controlling states of devices

Multiple slaves on the same channel can be controlled using the device state flag 'dev\_sts' in the I<sup>2</sup>C communication information structure. The device state flag stores the state of communication for the device.

Table 4.5 lists States of Flags on State Transitions.

Table 4.5 States of Flags on State Transitions

	Channel State Flag	Device State Flag (Communication Device)	I <sup>2</sup> C Protocol Operating Mode	Current State of the Protocol Control
State	g_riic_ChStatus[]	I <sup>2</sup> C Communication Information Structure dev_sts	Internal Communication Information Structure N_Mode	Internal Communication Information Structure N_status
Uninitialized state	RIIC_NO_INIT	RIIC_NO_INIT	RIIC_MODE_NONE	RIIC_STS_NO_INIT
Idle state (ready for master communication)	RIIC_IDLE RIIC_FINISH RIIC_NACK	RIIC_IDLE RIIC_FINISH RIIC_NACK	RIIC_MODE_NONE	RIIC_STS_IDLE
Idle state (ready for master/slave communication)	RIIC_IDLE	RIIC_IDLE	RIIC_MODE_S_READY	RIIC_STS_IDLE_EN_SLV
				RIIC_STS_ST_COND_WAIT
				RIIC_STS_SEND_SLVADR_W_WAIT
Communicating	DUC COMMUNICATION	DUC COMMUNICATION	DUO MODE M CEND	RIIC_STS_SEND_DATA_WAIT
(master transmission)	RIIC_COMMUNICATION	RIIC_COMMUNICATION	RIIC_MODE_M_SEND	RIIC_STS_SP_COND_WAIT
transmission)				RIIC_STS_AL
				RIIC_STS_TMO
			RIIC_MODE_ M_RECEIVE	RIIC_STS_ST_COND_WAIT
	RIIC_COMMUNICATION	RIIC_COMMUNICATION		RIIC_STS_SEND_SLVADR_R_WAIT
Communicating				RIIC_STS_RECEIVE_DATA_WAIT
(master reception)				RIIC_STS_SP_COND_WAIT
				RIIC_STS_AL
				RIIC_STS_TMO
				RIIC_STS_ST_COND_WAIT
			RIIC_MODE_ M_SEND_RECEIVE	RIIC_STS_SEND_SLVADR_W_WAIT
				RIIC_STS_SEND_SLVADR_R_WAIT
Communicating	RIIC_COMMUNICATION	RIIC_COMMUNICATION		RIIC_STS_SEND_DATA_WAIT
(master				RIIC_STS_RECEIVE_DATA_WAIT
transmit/receive)				RIIC_STS_SP_COND_WAIT
				RIIC_STS_AL
				RIIC_STS_TMO
Communicating				RIIC_STS_SEND_DATA_WAIT
(slave	RIIC_COMMUNICATION	RIIC_COMMUNICATION	RIIC_MODE_S_SEND	RIIC_STS_SP_COND_WAIT
transmission)				RIIC_STS_TMO
				RIIC_STS_RECEIVE_DATA_WAIT
Communicating	RIIC_COMMUNICATION	RIIC_COMMUNICATION	RIIC_MODE_S_RECEIVE	RIIC_STS_SP_COND_WAIT
(slave reception)				RIIC_STS_TMO
Arbitration-lost detection state	RIIC _AL	RIIC _AL	_	_
Timeout detection state	RIIC_TMO	RIIC_TMO	_	_
Error state	RIIC_ERROR	RIIC_ERROR	_	_

# 4.2 Interrupt Request Generation Timing

This section describes the interrupt request generation timings in this module.

Legend:

ST: Start condition

AD6 to AD0: Slave address

/W: Transfer direction bit: 0 (Write) R: Transfer direction bit: 1 (Read)

/ACK: Acknowledge: 0 NACK: Acknowledge: 1

D7 to D0: Data

RST: Restart condition SP: Stop condition

## 4.2.1 Master Transmission

## (1) Pattern 1

31	AD0	/ <b>V V</b>	ACR	D7 10 D0 ▲ 2	ACK	1 2	ACK	<b>∆</b> 1	 <b>▲</b> 5
ST	AD6 to	W	/ACK	D7 to D0	/ACK	D7 to D0	/ACK	SP	

▲ 1: EEI (START) interrupt: Start condition detected

▲ 2: TEI interrupt: Address transmission completed (transfer direction bit: write)

▲ 3: TEI interrupt: Data transmission completed (first data)

▲ 4: TEI interrupt: Data transmission completed (second data)

▲ 5: EEI (STOP) interrupt: Stop condition detected

## (2) Pattern 2



▲ 1: EEI (START) interrupt: Start condition detected

▲ 2: TEI interrupt: Address transmission completed (transfer direction bit: write)

▲ 3: TEI interrupt: Data transmission completed (second data)

▲ 4: EEI (STOP) interrupt: Stop condition detected

#### (3) Pattern 3

ST	AD6 to AD0	W	/ACK	SP	
	<b>1</b>			12	<b>A</b> 3

▲ 1: EEI (START) interrupt: Start condition detected

▲ 2: TEI interrupt: Address transmission completed (transfer direction bit: write)

▲ 3: EEI (STOP) interrupt: Stop condition detected

## (4) Pattern 4




▲ 1: EEI (START) interrupt: Start condition detected

▲ 2: EEI (STOP) interrupt: Stop condition detected

#### Note:

1. An interrupt request is generated on the rising edge of the ninth clock.

# 4.2.2 Master Reception



▲ 1: EEI (START) interrupt: Start condition detected


▲ 2: RXI interrupt: Address transmission completed (transfer direction bit: read)

▲ 3: RXI interrupt: Reception for the last data - 1 completed (second data)

▲ 4: RXI interrupt: Reception for the last data completed (second data)

▲ 5: EEI (STOP) interrupt: Stop condition detected

## 4.2.3 Master Transmit/Receive



▲ 1: EEI (START) interrupt: Start condition detected

▲ 2: TEI interrupt: Address transmission completed (transfer direction bit: write)

▲ 3: TEI interrupt: Data transmission completed (first data)

▲ 4: EEI (START) interrupt: Restart condition detected

▲ 5: RXI interrupt: Address transmission completed (transfer direction bit: read)

▲ 6: RXI interrupt: Reception for the last data - 1 completed (second data)

▲ 7: RXI interrupt: Reception for the last data completed (second data)

▲ 8: EEI (STOP) interrupt: Stop condition detected

## 4.2.4 Slave Transmission

When transmitting 2-byte data:

ST	AD6 to AD0	R	/ACK	D7 to D0	/ACK	D7 to D0	NACK	SP	
			<b>▲</b> 1 <b>▲</b> 2		<b>▲</b> 3		<b>A</b> 4		<b>▲</b> 5

▲ 1: TXI interrupt: Received address matched (transfer direction bit: read)


▲ 2: TXI interrupt: Transmit buffer is empty

▲ 3: TXI interrupt: Transmit buffer is empty

▲ 4: EEI (NACK) interrupt: NACK detected

▲ 5: EEI (STOP) interrupt: Stop condition detected

When transmitting 3-byte data:



▲ 1: TXI interrupt: Received address matched (transfer direction bit: read)

▲ 2: TXI interrupt: Transmit buffer is empty

▲ 3: TXI interrupt: Transmit buffer is empty

▲ 4: TXI interrupt: Transmit buffer is empty

▲ 5: EEI (NACK) interrupt: NACK detected

▲ 6: EEI (STOP) interrupt: Stop condition detected

# 4.2.5 Slave Reception

	-		<u> </u>		2		3		4
ST	AD6 to AD0	W	/ACK	D7 to D0	/ACK	D7 to D0	/ACK	SP	

▲ 1: RXI interrupt: Received address matched (transfer direction bit: write)


▲ 2: RXI interrupt: Reception for the last data - 1 completed (second data)

▲ 3: RXI interrupt: Reception for the last data completed (second data)

▲ 4: EEI (STOP) interrupt: Stop condition detected

## 4.2.6 Multi-Master Communication

(Slave transmission after detecting AL during master transmission)



▲ 1: EEI (START) interrupt: Start condition detected

△ 2: TXI interrupt: Start condition detected (no processing performed)

 $\triangle$  3: TXI interrupt: Transmit buffer is empty (no processing performed)

▲ 4: EEI (AL) interrupt: Arbitration-lost detected

▲ 5: TXI interrupt: Address reception matched (transfer direction bit: Read)

▲ 6: TXI interrupt: Transmit buffer is empty

▲ 7: TXI interrupt: Transmit buffer is empty

▲ 8: EEI (NACK) interrupt: NACK detected

▲ 9: EEI (STOP) interrupt: Stop condition detected

# 4.3 Timeout Detection and Processing After the Detection

## 4.3.1 Detecting a Timeout with the Timeout Detection Function

When the timeout detection function is enabled by the setting in r\_riic\_config.h, call the R\_RIIC\_GetStatus() function in the callback function.

The information of timeout detection can be verified with the TMO bit in the riic\_mcu\_status\_t structure specified as the second parameter in the R\_RIIC\_GetStatus() function.

- When the TMO bit is 1: Timeout detected

- When the TMO bit is 0: Timeout not detected

## 4.3.2 Processing After a Timeout is Detected

When a timeout is detected, the R\_RIIC\_Close() function needs to be called once to restart communication calling the R\_RIIC\_Open() function in the initialization.

A timeout may be detected due to a bus hang up. In master mode, if the clock signals from the master and slave devices go out of synchronization due to noise or other factors, the slave device may hold the SDA line low (bus hang up). Then the stop condition cannot be issued and a timeout will be detected.

To recover from bus hang up state, the extra SCL clock cycle output function is used. Outputting one clock of the extra SCL at a time can release the SDA line from being held low and the bus is recovered from hang up state.

To output one clock of the extra SCL clock, set "RIIC\_GEN\_SCL\_ONESHOT" (one-shot output of the SCL clock) to the second parameter of the R RIIC Control() function and call the R RIIC Control() function.

The state of the SCL pin can be verified using the R\_RIIC\_GetStatus() function.

Repeat one-shot output of the SCL clock until the SCL clock becomes high.

Figure 4.5 shows the Timeout Detection and Processing After the Detection.

For details on the extra SCL clock cycle output function, refer to the Extra SCL Clock Cycle Output Function section of the I<sup>2</sup>C Bus Interface (RIIC) chapter in the User's Manual: Hardware for the product used.

If the RX111 Group is used, refer to "27.11.2 Extra SCL Clock Cycle Output Function" in the RX111 Group User's Manual: Hardware.




Figure 4.5 Timeout Detection and Processing After the Detection

## 5. Provided Modules

The module provided can be downloaded from the Renesas Electronics website.

## 6. Reference Documents

User's Manual: Hardware

The latest version can be downloaded from the Renesas Electronics website.

Technical Update/Technical News

The latest information can be downloaded from the Renesas Electronics website.

User's Manual: Development Tools

RX Family Compiler CC-RX User's Manual (R20UT3248)

The latest versions can be downloaded from the Renesas Electronics website.

# **Related Technical Updates**

This module reflects the content of the following technical updates.

TN-RX\*-A012A/E

## **Website and Support**

Renesas Electronics website http://www.renesas.com

Inquiries

http://www.renesas.com/contact/

# **REVISION HISTORY**

# RX Family Application Note I<sup>2</sup>C Bus Interface (RIIC) Module Using Firmware Integration Technology

_	_		Description
Rev. Date		Page	Summary
1.00	1.00 Aug. 1, 2013		First edition issued
	1.10 Sep. 30, 2013		Modified return values.
1.20	Nov. 15, 2013	4	Limitations: Changed the interrupt size to 120 bytes in (6).
	1404. 13, 2013	5	Table 1.2 Required Memory Size:
			- Changed the Size for the ROM to 7340 bytes.
			- Changed the Size for the Maximum interrupt stack usage to 120
			bytes.
			Figure 4.2 State Transition on Master Transmission
		47	(R_RIIC_MasterSend() Called):
		47	- Added an arrow to indicate EV7 from STS8 to STS2.
			- Modified the comment on the arrow from STS8 to STS1.
			Figure 4.3 State Transition on Master Reception
		48	(R_RIIC_MasterReceive() Called):
			- Added an arrow to indicate EV7 from STS8 to STS2.
4.00	1 0044		- Modified the comment on the arrow from STS8 to STS1.
1.30	Apr. 1, 2014		Added support for the RX100 Series.
1.40	Oct. 1, 2014	1	Target Device: Changed from the RX100 Series to the RX111, RX110 and RX64M Groups.
		1	Related Documents: Added.
		· '	1. Overview:
			- Features supported by this module: Added the description
			regarding channel 0 of RX64M in the third item.
			- Limitations:
		4	- Added the DMAC to (1) as the module not supported with this
			module.
			- Deleted (2), (5) and (6) in rev.1.30.
			- Added (5) to (7).
		5	Table 1.2 Required Memory Size: Changed the memory sizes.
		18	Figure 1.14 RIIC FIT Module State Transition Diagram: Added
		10	"RIIC_TMO" in the Error state.
		19	Table 1.2 Device State Flags when Transitioning States: Added
			"Timeout detection state".
		20	1.3.8 Timeout Detection Function: Added.
		21	2.2 Software Requirements: Deleted "r_cgc_rx".
			2.6 Configuration Overview:
			- Added parameters for CH2.
			- Changed the explanation of the following parameters:  RIIC_CFG_CH0_kBPS, RIIC_CFG_CH0_SCL0,
			RIIC_CFG_CH0_KBPS, RIIC_CFG_CH0_SCL0, RIIC_CFG_CH0_SDA0
		22-26	- Deleted the parameter "RIIC_CFG_PCLK_Hz".
			- Deleted the parameter "RIIC_CFG_CH0_INT_PRIORITY" and
			added separated parameters for RXI, TXI, EEI, and TEI (e.g.
			RIIC_CFG_CH0_RXI_INT_PRIORITY).
			- Added parameters regarding timeout detection.
			- Added note 1.
		27	2.7 Parameters: Added the description regarding the limitation of
			rewriting the structure.
		27	2.8 Return Values: Added "RIIC_ERR_TMO".

Rev.	Date	Description				
1164.	Date	Page Summary				
1.40	Oct. 1, 2014	29	3.1 R_RIIC_Open(): Added the limitation of rewriting the structure to the explanation in the Parameters.			
			3.2 R_RIIC_MasterSend(),3.3 R_RIIC_MasterReceive(), and 3.4 R_RIIC_SlaveTransfer():			
		31-39	- Parameters: Added the limitation of rewriting the structure to the explanation.			
			- Return Values: Added "RIIC_ERR_TMO".			
			- Example: Changed the code in the CallbackMaster function.			
			- Special Notes (3.4 only): Changed description in the Notes.			
			3.5 R_RIIC_GetStatus():			
		40, 41	- Changed the structure members of "riic_mcu_status_t".			
			- Changed the flag allocation table in the Special Notes.			
			3.6 R_RIIC_Control():			
		42	<ul> <li>Parameters: Added the limitation of rewriting the structure to the explanation.</li> </ul>			
			- Special Notes: Added "One-shot output of the SCL clock".			
		44	3.7 R_RIIC_Close(): Added the limitation of rewriting the structure the explanation in the Parameters.			
			4. Appendices:			
		Chap. 4	Changed symbols for interrupt names "ICEEI", "ICTEI", "ICRXI" and "ICTXI" to "EEI", "TEI", "RXI" and "TXI", respectively.			
		47	Table 4.1 States Used for Protocol Control:			
		47	Added state STS10 "RIIC_STS_TMO".			
	4		Table 4.2 Events Used for Protocol Control:			
			- Added EV10 "RIIC_EV_INT_TMO".			
			Figure 4.2 State Transition on Master Transmission and Figure 4.3			
		49, 50	State Transition on Master Reception:			
			<ul><li>- Added descriptions regarding state STS10 (RIIC_STS_TMO).</li><li>- Deleted the arrow from STS8 to STS9.</li></ul>			
			Figure 4.4 State Transition on Slave Transmission and Reception:			
		51	Deleted descriptions regarding STS9 (RIIC_STS_AL).			
			Table 4.3 Protocol State Transition Table:			
		52	- Added the column for EV10 and the row for STS10.			
		-	- Changed "FuncA" to "Func10".			
			Table 4.4 Functions Used on Protocol State Transition:			
		53	- Changed "FuncA" to "Func10".			
			- Added the row for Func11 "riic_time_out()".			
			Table 4.5 States of Flags on State Transitions:			
			- Added "RIIC_STS_TMO" for all the "Communicating" states.			
		54	- Deleted "RIIC_STS_AL" from the "Communicating (slave			
			transmission/reception" states.			
			- Added the row for "Timeout detection state".			
		55-58	4.2 Interrupt Request Generation Timing:			
			- Deleted notes 1 and 2.			
		F7	4.2.4 Slave Transmission: - When transmitting 2-byte data: Added "5: EEI (STOP) interrupt".			
		57	- When transmitting 2-byte data. Added 5. EET (STOP) Interrupt .			
		58	4.2.6 Multi-Master Communication: Added.			
		30	4.3 Timeout Detection and Processing After the Detection: Added			
		59, 60	including Figure 4.5			

D	D. (	Description		
Rev. Date		Page	Summary	
1.40	Oct. 1, 2014	61	6. Reference Documents: Changed reference documents in the User's Manual: Development Tools.	
			The module is updated to fix the software issue.  Description:  Slave communication is not available after an arbitration-lost occurs, and then the bus is locked.	
		Program	Conditions: The issue occurs when the following four conditions are all met RIIC FIT module rev. 1.30 or earlier is used RX device operates as both the master and the slave in multimaster communication.	
			<ul> <li>An arbitration-lost is detected when communicating as the master.</li> <li>Communication other than master reception or slave reception is performed.</li> <li>Measure:</li> <li>Please use the RIIC FIT module Rev. 1.40.</li> </ul>	
1.50	Dec. 1, 2014	_	Added support for the RX113 Group.	
1.60	Dec. 15, 2014	_	Added support for the RX71M Group.	
1.70	Dec. 15, 2014	_	Added support for the RX231 Group.	
1.80	Oct. 31, 2015	_	Added support for the RX130 Group, RX230 Group, RX23T Group.	
	·	34	Example of 3.2, R_RIIC_MasterSend(), modified	
		37, 38	Example of 3.3, R_RIIC_MasterReceive(), modifided	
		40, 41	Example of 3.4, R_RIIC_SlaveTransfer(), modified	
1.90	Mar. 4, 2016	_	Added support for the RX24T Group.	
		5	Table 1.2 Required Memory Size, changed.	
		22, 28	Added description of r_riic_rx_pin_config.h to section 2.6, Configuration Overview.	
		_	Changed "master composite" to "master transmit/receive".	
2.00	Oct 1, 2016	_	Added support for the RX65N Group.	
		29	Changed code size description from "Table 1.2 Required Memory Size" to "2.7 Code Size."	
		Program	Corrected an error of the definitions "RIIC_IR_RXI2" and "RIIC_IR_TXI2" to refer the RXI, and TXI Interrupt Status Flag of channel 2.	
		Program	The module is updated to fix the software issue.  Description:  Since there is an error in the handling of pin function settings of RX110 in Rev.1.90, build error occurs if use RX110.  Conditions:  When you build the project, after create a new project with selected "RX110" series device as MCU, and added RIIC FIT module Rev.1.90 in reference to "2.10 Adding the FIT Module to Your Project".  Corrective action:  Corrected the handling pin function settings by function riic_mcu_mpc_enable() and riic_mcu_mpc_disable().  Please use the RIIC FIT module Rev.2.00.	

## General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

## 1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

34 The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

#### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- 3/4 The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
  - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
  - In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.
- 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

3/4 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

#### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

## 5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

The characteristics of Microprocessing unit or Microcontroller unit products in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

#### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information,
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment: and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, lease evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



#### **SALES OFFICES**

# Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Ini Tel: +65-6213-0200, Fax: +65-6213-0300

Innovation Centre, Singapore 339949

Renesas Electronics Malaysia Sdn.Bhd.
Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HALII Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141