

RX Family

R01AN1691EJ0200 Rev. 2.00 Oct. 1, 2016

Simple I²C Module Using Firmware Integration Technology

Introduction

This application note describes the simple I²C module using firmware integration technology (FIT) for communications between devices using the serial communications interface (SCI).

Target Device

This API supports the following device.

- RX110, RX111, RX113 Groups
- RX130 Group
- RX230, RX231, RX23T Groups
- RX24T Group
- RX63N Group
- RX64M Group
- RX65N Group
- RX71M Group

When using this application note with other Renesas MCUs, careful evaluation is recommended after making modifications to comply with the alternate MCU.

Related Documents

- Firmware Integration Technology User's Manual (R01AN1833)
- Board Support Package Module Using Firmware Integration Technology (R01AN1685)
- Adding Firmware Integration Technology Modules to Projects (R01AN1723)
- Adding Firmware Integration Technology Modules to CS+ Projects (R01AN1826)

Contents

1. Overview	4
1.1 SCI Simple I ² C Mode FIT Module	4
1.2 Outline of the API	4
1.3 Overview of SCI Simple I ² C Mode FIT Module	5
1.3.1 Specifications of SCI Simple I ² C Mode FIT Module	5
1.3.2 Master Transmission	6
1.3.3 Master Reception	9
1.3.4 State Transition	12
1.3.5 Flags when Transitioning States	13
2. API Information	14
2.1 Hardware Requirements	
2.2 Software Requirements	14
2.3 Supported Toolchains	14
2.4 Header Files	14
2.5 Integer Types	14
2.6 Configuration Overview	15
2.7 Code Size	19
2.8 Parameters	20
2.9 Return Values	20
2.10 Adding the FIT Module to Your Project	21
3. API Functions	22
3.1 R_SCI_IIC_Open()	22
3.2 R_SCI_IIC_MasterSend()	24
3.3 R_SCI_IIC_MasterReceive()	29
3.4 R_SCI_IIC_Close()	32
3.5 R_SCI_IIC_GetStatus()	
3.6 R_SCI_IIC_Control()	36
3.7 R_SCI_IIC_GetVersion()	38
4. Appendices	
4.1 Communication Method	
4.1.1 States for API Operation	
4.1.2 Events During API Operation	
4.1.3 Protocol State Transitions	
4.1.4 Protocol State Transition Table	
4.1.5 Functions Used on Protocol State Transitions	
4.1.6 Flag States on State Transitions	45
4.2 Interrupt Request Generation Timing	
4.2.1 Master Transmission	47
4.2.2 Master Reception	48
4.2.3 Master Transmit/Receive	49
5. Sample Code	
5.1 Example when Accessing One Slave Device Continuously with One Channel	50

RX Family Simple I²C Module Using Firmware Integration Technology

	5.2 5.3	Example when Accessing Two Slave Devices with One Channel Example when Accessing Two Slave Devices with Two Channels	
6.		rovided Modules	
7	D	Laforance Decuments	65

1. Overview

The simple I²C module using firmware integration technology (SCI simple I²C mode FIT module ⁽¹⁾) provides a method to transmit and receive data between the master and slave devices using the SCI. The SCI simple I²C mode is in compliance with single master mode of the NXP I²C-bus (Inter-IC-Bus) interface.

Note:

 When the description says "module" in this document, it indicates the SCI simple I²C mode FIT module.

Features supported by this module are as follows:

- Single master mode (slave transmission or slave reception is not supported).
- Bus condition waveform generation
- Communication mode can be standard or fast mode and the maximum communication rate is 384 kbps.

Limitations

- This module cannot be used with the DMAC and the DTC.
- This module does not support transmission with 10-bit address.
- Multiple interrupts are not supported.
- API function calls except for the R_SCI_IIC_GetStatus function are disabled in the callback function.
- The I flag must be set to 1 to use interrupts.

1.1 SCI Simple I²C Mode FIT Module

This module is implemented in a project and used as the API. Refer to 2.10 Adding the FIT Module to Your Project for details on implementing the module to the project.

1.2 Outline of the API

Table 1.1 lists the API Functions.

Table 1.1 API Functions

ltem	Contents
R_SCI_IIC_Open()	The function initializes the SCI simple I ² C mode FIT module. This function must be called before calling any other API functions.
R_SCI_IIC_MasterSend()	Starts master transmission. Changes the transmit pattern according to the parameters. Operates batched processing until stop condition generation.
R_SCI_IIC_MasterReceive()	Starts master reception. Changes the receive pattern according to the parameters. Operates batched processing until stop condition generation.
R_SCI_IIC_Close()	This function completes the simple I ² C communication and releases the SCI used.
R_SCI_IIC_GetStatus()	Returns the state of this module.
R_SCI_IIC_Control()	This function outputs conditions, Hi-Z from the SSDA pin, and one-shot of the SSCL clock. Also it resets the settings of this module. This function is mainly used when a communication error occurs.
R_SCI_IIC_GetVersion()	Returns the current version of this module.

1.3 Overview of SCI Simple I²C Mode FIT Module

1.3.1 Specifications of SCI Simple I²C Mode FIT Module

- 1. This module supports master transmission and reception.
 - There are four transmit patterns that can be used for master transmission. Refer to 1.3.2 for details on master transmission.
 - Master reception and master transmit/receive can be selected for master reception. Refer to 1.3.3 for details on master reception.
- 2. An interrupt occurs when any of the following operations completes: start condition generation, slave address transmission, data reception, or stop condition generation. In the SCI (simple I²C mode) interrupt handling, the communication control function is called and the operation is continued.
- 3. The module supports multiple channels. When the device used has multiple channels, simultaneous communication is available using multiple channels.
- 4. Multiple slave devices on the same channel bus can be controlled. However, while communication is in progress (the period from start condition generation to stop condition generation), communication with other devices is not available. Figure 1.1 shows an Example of Controlling Multiple Slave Devices.




Figure 1.1 Example of Controlling Multiple Slave Devices

1.3.2 Master Transmission

Data is transmitted from the master device (master (RX MCU)) to the slave device (slave).

With this module, four patterns of waveforms can be generated for master transmission. A pattern is selected according to the arguments set in the parameters which are members of the I^2C communication information structure. Refer to 2.8 Parameters for details on the I^2C communication information structure. Figure 1.2 to Figure 1.5 show the transmit patterns.

(1) Pattern 1

Data is transmitted from the master (RX MCU) to the slave.

A start condition is generated and then the slave address is transmitted. The eighth bit specifies the transfer direction. This bit is set to 0 (write) when transmitting. Then the first data is transmitted. The first data is used when there is data to be transmitted in advance before performing the data transmission. For example, if the slave is an EEPROM, the EEPROM internal address can be transmitted. Next the second data is transmitted. The second data is the data to be written to the slave. When a data transmission has started and all data transmissions have completed, a stop condition is generated, and the bus is released.




Figure 1.2 Signals for Pattern 1 of Master Transmission

(2) Pattern 2

Data is transmitted from the master (RX MCU) to the slave. However, when the first data is not set, transmission for the first data is not performed.

Operations from start condition generation through to slave address transmission are the same as the operations for pattern 1. Then the second data is transmitted without transmitting the first data. When all data transmissions have completed, a stop condition is generated and the bus is released.




Figure 1.3 Signals for Pattern 2 of Master Transmission

(3) Pattern 3

Operations from start condition generation through to slave address transmission are the same as the operations for pattern 1. When neither the first data nor the second data are set, data transmission is not performed, then a stop condition is generated, and the bus is released.

This pattern is useful for detecting connected devices or when performing acknowledge polling to verify the EEPROM rewriting state.




Figure 1.4 Signals for Pattern 3 of Master Transmission

(4) Pattern 4

After a start condition is generated, when the slave address, first data, and second data are not set, slave address transmission and data transmission are not performed. Then a stop condition is generated and the bus is released.

This pattern is useful for just releasing the bus.




Figure 1.5 Signals for Pattern 4 of Master Transmission

Figure 1.6 shows the procedure of master transmission. The callback function is called after generating a stop condition. Specify the function name in the CallbackFunc of the I^2C communication information structure member.




Figure 1.6 Example of Master Transmission

1.3.3 Master Reception

The master (RX MCU) receives data from the slave. This module supports master reception and master transmit/receive. The receive pattern is selected according to the arguments set in the parameters which are members of the I²C communication information structure. Refer to 2.8 Parameters for details on the I²C communication information structure. Figure 1.7 and Figure 1.8 show receive patterns.

(1) Master Reception

The master (RX MCU) receives data from the slave.

A start condition is generated and then the slave address is transmitted. The eighth bit specifies the transfer direction. This bit is set to 1 (read) when receiving. Then data reception starts. An ACK is transmitted each time 1-byte data is received except the last data. A NACK is transmitted when the last data is received to notify the slave that all data receptions have completed. Then a stop condition is generated and the bus is released.




Figure 1.7 Signals for Master Reception

(2) Master Transmit/Receive

The master (RX MCU) transmits data to the slave (master transmission). After the transmission completes, a restart condition is generated, the transfer direction is changed to 1 (read), and the master receives data from the slave (master reception).

A start condition is generated and then the slave address is transmitted. The eighth bit is the bit specifies the transfer direction. This bit is set to 0 (write) when transmitting. Then the first data is transmitted. When the data transmission completes, a restart condition is generated and the slave address is transmitted. Then the eighth bit is set to 1 (read) and a data reception starts. An ACK is transmitted each time 1-byte data is received except the last data. A NACK is transmitted when the last data is received to notify the slave that all data receptions have completed. Then a stop condition is generated and the bus is released.




Figure 1.8 Signals for Master Transmit/Receive

Figure 1.9 shows the procedure of master reception. The callback function is called after generating a stop condition. Specify the function name in the CallbackFunc of the I^2C communication information structure member.




Figure 1.9 Example of Master Reception

1.3.4 State Transition

States entered in this module are uninitialized state, idle state, and communicating state.

Figure 1.10 shows the State Transition Diagram.




Figure 1.10 State Transition Diagram

1.3.5 Flags when Transitioning States

dev_sts is the device state flag and is one of the I²C communication information structure members. The flag stores the communication state of the device. Using this flag enables controlling multiple slaves on the same channel.

Table 1.2 lists the Device State Flags when Transitioning States.

Table 1.2 Device State Flags when Transitioning States

State	Device State Flag (dev_sts)
Uninitialized state	SCI_IIC_NO_INIT
	SCI_IIC_IDLE
Idle states	SCI_IIC_FINISH
	SCI_IIC_NACK
Communicating (master transmission)	SCI_IIC_COMMUNICATION
Communicating (master reception)	SCI_IIC_COMMUNICATION
Communicating (master transmit/receive)	SCI_IIC_COMMUNICATION
Error	SCI_IIC_ERROR

2. API Information

This driver API adheres to the Renesas API naming standards.

2.1 Hardware Requirements

This driver requires your MCU supports the following feature:

- SCI

2.2 Software Requirements

This driver is dependent upon the following packages:

- r_bsp

2.3 Supported Toolchains

This driver is tested and works with the following toolchain:

- Renesas RX Toolchain v.2.03.00 (Target Device other than RX65N Group)
- Renesas RX Toolchain v.2.05.00 (RX65N Group)

2.4 Header Files

All API calls and their supporting interface definitions are located in r_sci_iic_rx_if.h.

2.5 Integer Types

This project uses ANSI C99. These types are defined in stdint.h.

2.6 Configuration Overview

The configuration options in this module are specified in $r_sci_ic_rx_config.h$ and $r_sci_ic_rx_pin_config.h$. The option names and setting values are listed in the table below.

Configuration options in r_sci_iic_rx_config.h (1/2)				
SCI_IIC_CFG_PARAM_CHECKING_ENABLE - Default value = 1	Selectable whether to include parameter checking in the code. - When this is set to 0, parameter checking is omitted. - When this is set to 1, parameter checking is included.			
<pre>SCI_IIC_CFG_CHi_INCLUDED i = 0 to 12 - When i = 1, the default value = 1 - When i = 0, 2 to 12, the default value = 0</pre>	 Selectable whether to use available channels. When this is set to 0, relevant processes for the channel are omitted from the code. When this is set to 1, relevant processes for the channel are included in the code. 			
SCI_IIC_CFG_CHi_BITRATE_BPS i = 0 to 12 - Default value = 384000 for all	Specifies the bit rate. Specify a value less than or equal to 384000 (384 kbit/sec.).			
SCI_IIC_CFG_CHi_INT_PRIORITY i = 0 to 12 - Default value = 2 for all	Specifies interrupt priority levels for condition generation, receivedata-full, transmit-data-empty, and transmit-end interrupts. Specify the level between 1 and 15.			
SCI_IIC_CFG_CHi_DIGITAL_FILTER i = 0 to 12 - Default value = 1 for all	Selectable whether to use the noise cancellation function for the SSCL and SSDA input signals. - When this is set to 0, the noise cancellation function is disabled. - When this is set to 1, the noise cancellation function is enabled.			
SCI_IIC_CFG_CHi_FILTER_CLOCK i = 0 to 12 - Default value = 1 for all	Select the sampling clock used for digital noise filter. - When this is set to 1, the clock divided by 1 is used. - When this is set to 2, the clock divided by 2 is used. - When this is set to 3, the clock divided by 4 is used. - When this is set to 4, the clock divided by 8 is used.			
SCI_IIC_CFG_CHi_SSDA_DELAY_SELECT i = 0 to 12	Select the delay time for output on the SSDA pin relative to the falling edge of the output on the SSCL pin. Specify the delay between 1 and 31. The default value is a value based on PCLK which operates in 60 MHz and is the clock source of the on-chip baud rate generator. The SSDA delay time is increased or decreased according to the			
- Default value = 18 for all	clock source of the on-chip baud rate generator. When the bit rate or the PCLK frequency is set to low speed, the SSDA falling timing may occur after the SSCL falling timing in the start condition. Confirm and set an appropriate value depending on the user system.			

Configuration options in r_sci_iic_rx_config.h (2/2)				
SCI_IIC_CFG_BUS_CHECK_COUNTER i = 0 to 12 - Default value = 1000	Specifies the timeout counter (number of times to perform bus checking) when the simple I²C API function performs bus checking. Specify a value less than or equal to 0xFFFFFFF. The bus checking is performed after generating each condition using the simple I²C control function (R_SCI_IIC_Control function). With the bus checking, the timeout counter is decremented after generating each condition. When the counter reaches 0, the API determines that a timeout has occurred and returns an error (Busy) as the return value. * The timeout counter is used for the bus not to be locked by the bus lock or others. Therefore specify the value greater than or equal to the time for that the other device holds the SCL pin low. Setting time for the timeout (ns) $\approx (\frac{1}{ICLK} \ (Hz)) \times counter \ value \times 10$			
<pre>SCI_IIC_CFG_PORT_SETTING_PROCESSING - Default value = 1</pre>	Specifies whether to include processing for port setting (*) in the code. * Processing for port setting is the setting to use ports selected by R_SCI_IIC_CFG_SCIi_SSCLi_PORT, R_SCI_IIC_CFG_SCIi_SSCLi_BIT, R_SCI_IIC_CFG_SCIi_SSDAi_PORT, and R_SCI_IIC_CFG_SCIi_SSDAi_BIT as pins SSCL and SSDA. - When this is set to 0, processing for port setting is omitted from the code. - When this is set to 1, processing for port setting is included in the code.			

```
Configuration options in r_sci_iic_rx_pin_config.h (1/2)
R SCI IIC CFG SCIi SSCLi PORT
i = 0 \text{ to } 12
- When i = 0, the default value = '2'
- When i = 1, the default value = '1'
- When i = 2, the default value = \5'
- When i = 3, the default value = '2'
                                                    Selects port groups used as the SSCL pins.
- When i = 4, the default value = 'B'
                                                    Specify the value as an ASCII code in the range '0' to
- When i = 5, the default value = 'C'
- When i = 6, the default value = 'B'
- When i = 7, the default value = 9
- When i = 8, the default value = 'C'
- When i = 9, the default value = 'B'
- When i = 10, the default value = '8'
- When i = 11, the default value = \7'
- When i = 12, the default value = 'E'
R SCI IIC CFG SCIi SSCLi BIT
i = 0 to 12
- When i = 0, the default value = '1'
- When i = 1, the default value = '5'
- When i = 2, the default value = '2'
- When i = 3, the default value = '5'
- When i = 4, the default value = 0'
                                                    Selects pins used as the SSCL pins.
- When i = 5, the default value = ^{1}2'
                                                    Specify the value as an ASCII code in the range '0' to
                                                    '7J'.
- When i = 6, the default value = '0'
- When i = 7, the default value = 2^{\prime}
- When i = 8, the default value = '6'
- When i = 9, the default value = '6'
- When i = 10, the default value = '1'
- When i = 11, the default value = '6'
- When i = 12, the default value = '2'
R SCI IIC CFG SCIi SSDAi PORT
i = 0 to 12
- When i = 0, the default value = '2'
- When i = 1, the default value = '1'
- When i = 2, the default value = '5'
- When i = 3, the default value = 2^{\prime}
- When i = 4, the default value = 'B'
                                                    Selects port groups used as the SSDA pin.
- When i = 5, the default value = 'C'
                                                    Specify the value as an ASCII code in the range '0' to
- When i = 6, the default value = 'B'
- When i = 7, the default value = 9
- When i = 8, the default value = 'C'
- When i = 9, the default value = 'B'
- When i = 10, the default value = '8'
- When i = 11, the default value = ^{17}
- When i = 12, the default value = E'
```

Configuration options in $r_sci_iic_rx_pin_config.h$ (2/2) R SCI IIC CFG SCIi SSDAi BIT i = 0 to 12 - When i = 0, the default value = 0- When i = 1, the default value = '6' - When i = 2, the default value = 0'- When i = 3, the default value = 3Selects port groups used as the SSDA pin. - When i = 4, the default value = '1' - When i = 5, the default value = 3Specify the value as an ASCII code in the range '0' to - When i = 6, the default value = '1' '7J'. - When i = 7, the default value = 0'- When i = 8, the default value = 17 - When i = 9, the default value = 17'- When i = 10, the default value = 12 - When i = 11, the default value = 17 - When i = 12, the default value = '1'

2.7 Code Size

Typical code sizes associated with this module are listed below. Information is listed for a single representative device of the RX100 Series, RX200 Series, and RX600 Series, respectively.

The ROM (code and constants) and RAM (global data) sizes are determined by the build-time configuration options described in 2.6, Configuration Overview. The table lists reference values when the C compiler's compile options are set to their default values, as described in 2.3, Supported Toolchains. The compile option default values are optimization level: 2, optimization type: for size, and data endianness: little-endian. The code size varies depending on the C compiler version and compile options.

ROM, RAM and Stack Code Sizes							
Device	Device Category		Memory Used		Remarks		
			With Parameter Checking Without Parameter Checking				
RX130		1 channel used	4,358 bytes	4,241 bytes			
	ROM	2 channels used	4,506 bytes	4,389 bytes	The ROM size can be calculated using the following formula: 1-channel usage + (148 bytes × number of additional channels)		
		1 channel used	41 bytes				
	RAM	2 channels used	69 bytes		The RAM size can be calculated using the following formula: 1-channel usage + (28 bytes × number of additional channels)		
	Maximum stack usage		256 bytes		Nested interrupts are prohibited, so the maximum value when one channel is used is listed.		
RX231	1	1 channel used	4,341 bytes	4,224 bytes			
	ROM	2 channels used	4,489 bytes	4,372 bytes	The ROM size can be calculated using the following formula: 1-channel usage + (148 bytes × number of additional channels)		
		1 channel used	41 bytes				
	RAM	2 channels used	69 bytes		The RAM size can be calculated using the following formula: 1-channel usage + (28 bytes × number of additional channels)		
	Maximu	m stack usage	232 bytes		Nested interrupts are prohibited, so the maximum value when one channel is used is listed.		
RX64M		1 channel used	4,367 bytes	4,250 bytes			
	ROM	2 channels used	4,513 bytes	4,396 bytes	The ROM size can be calculated using the following formula: 1-channel usage + (146 bytes × number of additional channels)		
		1 channel used	41 bytes				
	RAM 2 channels used		69 bytes		The RAM size can be calculated using the following formula: 1-channel usage + (28 bytes × number of additional channels)		
	Maximu	m stack usage	240 bytes		Nested interrupts are prohibited, so the maximum value when one channel is used is listed.		

2.8 Parameters

This section describes the structure whose members are API parameters. This structure is located in r_sci_iic_rx_if.h as are the prototype declarations of API functions.

The contents of the structure are referred and updated during communication. Do not rewrite the structure during communication (SCI_IIC_COMMUNICATION).

```
typedef struct
{
    uint8_t rsv2; /* Reserved area */
    uint8_t rsv1; /* Reserved area */
    sci_iic_ch_dev_status_t dev_sts; /* Device state flag */
    uint8_t ch_no; /* Channel number for the device used */
    sci_iic_callback callbackfunc; /* Callback function */
    uint32_t cnt2nd;/* Second data counter (number of bytes) */
    uint32_t cnt1st;/* First data counter (number of bytes) */
    uint8_t * p_data2nd; /* Pointer to the buffer to store the second data */
    uint8_t * p_data1st; /* Pointer to the buffer to store the first data */
    uint8_t * p_slv_adr; /* Pointer to the buffer to store the slave address */
} sci iic info t;
```

2.9 Return Values

This section describes return values of API functions. This enumeration is located in r_sci_iic_rx_if.h as are the prototype declarations of API functions.

2.10 Adding the FIT Module to Your Project

The module must be added to an existing e2Studio project.

It is best to use the e2Studio FIT plug-in to add the FIT module to your project as that will automatically update the include file paths for you. To add the FIT module using the plug-in, refer to "2. Adding FIT Modules to e2 studio Projects Using FIT Plug-In" in the application note "Adding Firmware Integration Technology Modules to Projects (R01AN1723)".

Alternatively, the FIT module can be added manually. To add the FIT module manually, refer to "3. Adding FIT Modules to e2 studio Projects Manually" in the application note "Adding Firmware Integration Technology Modules to Projects (R01AN1723)".

When using the FIT module, the BSP FIT module also needs to be added to the project. For details on the BSP FIT module, refer to the application note "Board Support Package Module Using Firmware Integration Technology (R01AN1685)".

3. API Functions

3.1 R_SCI_IIC_Open()

The function initializes the simple I²C FIT module. This function must be called before calling any other API functions.

Format

Parameters

* p_sci_iic_info

This is the pointer to the I²C communication information structure.

Only the member of the structure used in this function is described here. Refer to 2.8 Parameters for details on the structure.

The contents of the structure are referred and updated during communication. Do not rewrite the structure during communication (SCI_IIC_COMMUNICATION).

For the parameter which has '(to be updated)' in the comment below, the argument for the parameter will be updated during the API execution.

```
sci_iic_ch_dev_status_t dev_sts; /* Device state flag (to be updated) */
uint8 t ch no; /* Channel number */
```

Return Values

```
SCI_IIC_SUCCESS /* Processing completed successfully */
SCI_IIC_ERR_LOCK_FUNC /* The API is locked by the other task. */
SCI_IIC_ERR_INVALID_CHAN /* Nonexistent channel */
SCI_IIC_ERR_INVALID_ARG /* Invalid parameter */
SCI_IIC_ERR_OTHER /* The event occurred is invalid in the current state. */
```

Properties

Prototyped in r_sci_iic_rx_if.h.

Description

Performs the initialization to start the simple I²C-bus communication. Sets the SCI channel specified by the parameter. If the state of the channel is 'uninitialized (SCI_IIC_NO_INIT)', the following processes are performed.

- Setting the state flag
- Setting I/O ports
- Allocating I²C output ports
- Cancelling SCI module-stop state
- Initializing variables used by the API
- Initializing the SCI registers used for the simple I²C-bus communication
- Disabling the SCI interrupt

Reentrant

Function is reentrant for different channels.

Example

Special Notes

None

3.2 R_SCI_IIC_MasterSend()

Starts master transmission. Changes the transmit pattern according to the parameters. Operates batched processing until stop condition generation.

Format

Parameters

```
* p_sci_iic_info
```

This is the pointer to the I²C communication information structure. The transmit patterns can be selected from four patterns by the parameter. Refer to the Special Notes in this section for available settings and the setting values for each transmit pattern. Also refer to 1.3.2 Master Transmission for details of each pattern.

Only members of the structure used in this function are described here. Refer to 2.8 Parameters for details on the structure.

The contents of the structure are referred and updated during communication. Do not rewrite the structure during communication (SCI_IIC_COMMUNICATION).

When setting the slave address, store it without shifting 1 bit to left.

For the parameter which has '(to be updated)' in the comment below, the argument for the parameter will be updated during the API execution.

Return Values

```
SCI_IIC_SUCCESS /* Processing completed successfully */
SCI_IIC_ERR_INVALID_CHAN /* The channel is nonexistent. */
SCI_IIC_ERR_INVALID_ARG /* The parameter is invalid. */
SCI_IIC_ERR_NO_INIT /* Uninitialized state */
SCI_IIC_ERR_BUS_BUSY /* The bus state is busy. */
SCI_IIC_ERR_OTHER /* The event occurred is invalid in the current state. */
```

Properties

Prototyped in r_sci_iic_rx_if.h.

Description

Starts the simple I²C-bus master transmission. The transmission is performed with the SCI channel and transmit pattern specified by parameters. If the state of the channel is 'idle (SCI_IIC_IDEL)', the following processes are performed.

- Setting the state flag
- Initializing variables used by the API
- Enabling the SCI interrupts
- Releasing the I²C reset
- Allocating I²C output ports
- Generating a start condition

Reentrant

Function is reentrant for different channels.

Example

```
- Casel: Transmit pattern 1
#include <stddef.h>
                      // NULL definition
#include "platform.h"
#include "r_sci_iic_rx_if.h"
void main(void);
void Callback ch1(void);
void main(void)
   volatile sci iic return t ret;
                            siic info;
   sci iic info t
   uint8_t slave_addr_eeprom[1] = \{0x50\}; /* Slave address for EEPROM */
   uint8_t access_addr1[1] = \{0x00\}; /* 1st data field */
                               = \{0x81, 0x82, 0x83, 0x84, 0x85\};
   uint8 t send data[5]
   /* Sets IIC Information (Send pattern 1) */
   siic_info.cnt1st = 1;
siic_info.cnt2nd = 3;
   siic info.callbackfunc = &Callback ch1;
   siic info.ch no
                         = 1;
   /* SCI open */
   ret = R SCI IIC Open(&siic info);
    /* Start Master Send */
   ret = R SCI IIC MasterSend(&siic info);
   while (1);
}
```

```
void Callback ch1(void)
   volatile sci iic return t ret;
   sci_iic_mcu_status_t iic_status;
sci_iic_info_t iic_info_ch;
   iic info ch.ch no = 1;
   ret = R_SCI_IIC_GetStatus(&iic_info_ch, &iic_status);
   if (SCI IIC SUCCESS != ret)
       /* Call error processing for the R SCI IIC GetStatus()function*/
   }
   else
   {
       if (1 == iic status.BIT.NACK)
       /* Processing when a NACK is detected
         by verifying the iic_status flag. */
   }
- Case2: Transmitting data to two slave devices (Slave 1 and slave 2)
      continuously.
                     // NULL definition
#include <stddef.h>
#include "platform.h"
#include "r_sci_iic_rx_if.h"
void main(void);
void Callback ch1(void);
void main(void)
   volatile sci_iic_return_t ret;
   sci_iic_info t
                          siic_info_slave2;
   uint8 t slave addr eeprom[1] = \{0x50\}; /* Slave address for EEPROM */
   uint8_t slave_addr_m16c[1] = \{0x01\}; /* Slave address for M16C */
   uint8_t data_area_slave1[5] = {0x81,0x82,0x83,0x84,0x85};
   uint8 t data area slave2[5] = \{0x18, 0x28, 0x38, 0x48, 0x58\};
```

}

```
/* Sets 'Slave 1' Information (Send pattern 1) */
    siic info slave1.p slv adr = slave addr eeprom;
    siic info slave1.p data1st = write addr slave1;
    siic info slave1.p data2nd = data area slave1;
    siic info slave1.dev sts = SCI IIC NO INIT;
    siic info slave1.cnt1st = 1;
    siic info slave1.cnt2nd = 3;
    siic_info_slave1.callbackfunc = &Callback ch1;
    siic info slave1.ch no = 1;
    /* SCI open */
                                                             To access multiple slave devices,
    ret = R SCI IIC Open(&siic_info_slave1);
                                                             rewrite the information structure for
                                                             each slave device to be accessed.
    /* Start Master Send */
    ret = R SCI IIC MasterSend(&siic info slave1);
    while((SCI_IIC_FINISH != siic_info_slave1.dev_sts) &&
          (SCI_IIC_NACK != siic_info_slave1.dev_sts));
    /* Sets 'Slave 2' Information (Send pattern 1) */
    siic info slave2.p slv adr = slave addr m16c;
    siic info slave2.p data1st = write addr slave2;
    siic info slave2.p data2nd = data area slave2;
    siic info slave2.dev sts = SCI IIC NO INIT;
    siic info slave2.cnt1st = 1;
    siic info slave2.cnt2nd = 3;
    siic info slave2.callbackfunc = &Callback ch1;
    siic_info_slave2.ch_no = 1;
    /* Start Master Send */
    ret = R SCI IIC MasterSend(&siic info slave2);
    while ((SCI IIC FINISH != siic info slave2.dev sts) &&
          (SCI IIC NACK != siic info slave2.dev sts));
    while (1);
void Callback ch1(void)
    volatile sci_iic_return_t ret;
    sci iic mcu status t iic status;
    sci iic info t
                              iic info ch;
    iic info ch.ch no = 1;
    ret = R SCI IIC GetStatus(&iic info ch, &iic status);
    if (SCI IIC SUCCESS != ret)
        /* Call error processing for the R SCI IIC GetStatus()function*/
    }
    else
        if (1 == iic status.BIT.NACK)
        /* Processing when a NACK is detected
           by verifying the iic status flag. */
    }
```

}

Special Notes

The table below lists available settings for each pattern.

Structure	Available Settings for Each Pattern of the Master Transmission					
Member	Pattern 1 Pattern 2 Pattern 3		Pattern 4			
*p_slv_adr	Buffer pointer to the sla	ave address storage		FIT_NO_PTR (1)		
*p_data1st	Buffer pointer to the first data storage FIT_NO_PTR (1)		FIT_NO_PTR (1)	FIT_NO_PTR (1)		
*p_data2nd	Buffer pointer to the second data (transmit data) storage		FIT_NO_PTR (1)	FIT_NO_PTR (1)		
dev_sts	Device state flag			·		
cnt1st	0000 0001h to FFFF FFFFh (2) 0		0	0		
cnt2nd	0000 0001h to FFFF FFFFh (2)		0	0		
callbackfunc	Specify the function name used					
ch_no	00h to FFh					
rsv1, rsv2, rsv3	Reserved (value set here has no effect)					

Notes:

- 1. When using pattern 2, 3, or 4, set 'FIT_NO_PTR' as the argument of the parameter.
- 2. Do not set to 0.

3.3 R_SCI_IIC_MasterReceive()

Starts master reception. Changes the receive pattern according to the parameters. Operates batched processing until stop condition generation.

Format

Parameters

* p_sci_iic_info

This is the pointer to the I²C communication information structure. The receive pattern can be selected from master reception and master transmit/receive. Refer to the Special Notes in this section for available settings and the setting values for each receive pattern. Also refer to 1.3.3 Master Reception for details of each receive pattern.

Only members of the structure used in this function are described here. Refer to 2.8 Parameters for details on the structure.

The contents of the structure are referred and updated during communication. Do not rewrite the structure during communication (SCI_IIC_COMMUNICATION).

When setting the slave address, store it without shifting 1 bit to left.

For the parameter which has '(to be updated)' in the comment below, the argument for the parameter will be updated during the API execution.

Return Values

```
SCI_IIC_SUCCESS /* Processing completed successfully */
SCI_IIC_ERR_INVALID_CHAN /* The channel is nonexistent. */
SCI_IIC_ERR_INVALID_ARG /* The parameter is invalid. */
SCI_IIC_ERR_NO_INIT /* Uninitialized state */
SCI_IIC_ERR_BUS_BUSY /* The bus state is busy. */
SCI_IIC_ERR_OTHER /* The event occurred is invalid in the current state. */
```

Properties

Prototyped in r_sci_iic_rx_if.h.

Description

Starts the simple I²C-bus master reception. The reception is performed with the SCI channel and receive pattern specified by parameters. If the state of the channel is 'idle (SCI_IIC_IDEL)', the following processes are performed.

- Setting the state flag
- Initializing variables used by the API
- Enabling the SCI interrupts
- Releasing the I²C reset
- Allocating I²C output ports
- Generating a start condition

Reentrant

Function is reentrant for different channels.

Example

```
#include <stddef.h>
                        // NULL definition
#include "platform.h"
#include "r_sci_iic_rx_if.h"
void main(void);
void Callback ch1(void);
void main(void)
    volatile sci iic return t ret;
    sci iic info t
                             siic info;
    uint8 t slave addr eeprom[1] = \{0x50\}; /* Slave address for EEPROM */
    uint8 t access addr1[1] = \{0x00\}; /* 1st data field
    uint8 t store area[5]
                                 = { 0xFF, 0xFF, 0xFF, 0xFF, 0xFF};
    /* Sets IIC Information (Ch1) */
    siic info.p slv adr = slave addr eeprom;
    siic info.p data1st = access addr1;
    siic info.p data2nd = store area;
    siic info.dev sts = SCI IIC NO INIT;
    siic info.cnt1st = 1;
    siic info.cnt2nd = 3;
    siic info.callbackfunc = &Callback ch1;
    siic info.ch no = 1;
    /* SCI open */
    ret = R SCI IIC Open(&siic info);
    /* Start Master Receive */
    ret = R SCI IIC MasterReceive(&siic info);
    while(1);
}
```

Special Notes

The table below lists available settings for each receive pattern.

Structure	Available Settings for Each Pattern of the Master Reception				
Member	Master Reception	Master Transmit/Receive			
*p_slv_adr	Buffer pointer to the slave address sto	rage			
*p_data1st	(Value set here has no effect)	(Value set here has no effect) Buffer pointer to the first data storage			
*p_data2nd	Buffer pointer to the second data (receive data) storage				
dev_sts	Device state flag				
cnt1st (1)	0 0000 0001h to FFFF FFFFh				
cnt2nd (2)	0000 0001h to FFFF FFFFh	0000 0001h to FFFF FFFFh			
callbackfunc	Specify the function name used				
ch_no	00h to FFh				
rsv1, rsv2, rsv3	Reserved (value set here has no effect)				

Notes:

- 1. The receive pattern is determined by whether cnt1st is 0 or not.
- 2. Do not set to 0.

3.4 R SCI IIC Close()

This function completes the simple I²C communication and releases the SCI used.

Format

Parameters

```
* p_sci_iic_info
```

This is the pointer to the I²C communication information structure.

Only the member of the structure used in this function is described here. Refer to 2.8 Parameters for details on the structure.

The contents of the structure are referred and updated during communication. Do not rewrite the structure during communication (SCI_IIC_COMMUNICATION).

For the parameter which has '(to be updated)' in the comment below, the argument for the parameter will be updated during the API execution.

```
sci_iic_ch_dev_status_t dev_sts; /* Device state flag (to be updated) */
uint8_t ch_no; /* Channel number */
```

Return Values

```
SCI_IIC_SUCCESS /* Processing completed successfully */
SCI_IIC_ERR_INVALID_CHAN /* The channel is nonexistent. */
SCI_IIC_ERR_INVALID_ARG /* The parameter is invalid. */
```

Properties

Prototyped in r_sci_iic_rx_if.h.

Description

Configures the settings to complete the simple I^2C -bus communication. Disables the SCI channel specified by the parameter. The following processes are performed in this function.

- Entering the SCI module-stop state
- Releasing I²C output ports
- Disabling the SCI interrupt

To restart the communication, call the R_SCI_IIC_Open() function (initialization function). If the communication is forcibly terminated, that communication is not guaranteed.

Reentrant

Function is reentrant for different channels.

Example

```
volatile sci_iic_return_t ret;
sci_iic_info_t siic_info;
siic_info.ch_no = 1;
ret = R_SCI_IIC_Close(&siic_info);
```

Special Notes

None

3.5 R_SCI_IIC_GetStatus()

Returns the state of this module.

Format

Parameters

```
* p_sci_iic_info
```

This is the pointer to the I²C communication information structure.

Only the member of the structure used in this function is described here. Refer to 2.8 Parameters for details on the structure.

The contents of the structure are referred and updated during communication. Do not rewrite the structure during communication (SCI_IIC_COMMUNICATION).

```
uint8 t ch no; /* Channel number */
```

*p_sci_iic_status

This contains the address to store the I²C state flag. If the argument is 'FIT_NO_PTR', the state is not returned. Use the structure members listed below to specify parameters.

Return Values

```
SCI_IIC_SUCCESS /* Processing completed successfully */
SCI_IIC_ERR_INVALID_CHAN /* The channel is nonexistent. */
SCI_IIC_ERR_INVALID_ARG /* The parameter is invalid. */
SCI_IIC_ERR_OTHER /* The event occurred is invalid in the current state. */
```

Properties

Prototyped in r_sci_iic_rx_if.h.

Description

Returns the state of this module.

By reading the register, pin level, variable, or others, obtains the state of the SCI channel which specified by the parameter, and returns the obtained state as 32-bit structure.

Reentrant

Function is reentrant for different channels.

Example

Special Notes

The following shows the state flag allocation.

b31 to b16
Reserved
Reserved
rsv
Always 0

b15 to b8
Reserved
Reserved
rsv
Always 0

b7 to b5	b4	b3	b2	b1	b0
Reserved	Pin level		Event detection	Mode	Bus state
Reserved	SSCL pin level	SSDA pin level	NACK detection	Send/ receive mode	Bus busy/ready
rsv	SCLI	SDAI	NACK	TRS	BSY
Always 0	0: Low level 1: High level		0: Not detected 1: Detected	0: Receive 1: Transmit	0: Idle 1: Busy

3.6 R_SCI_IIC_Control()

This function outputs conditions, Hi-Z from the SSDA pin, and one-shot of the SSCL clock. Also it resets the settings of this module. This function is mainly used when a communication error occurs.

Format

Parameters

* p_sci_iic_info

This is the pointer to the I²C communication information structure.

Only the member of the structure used in this function is described here. Refer to 2.8 Parameters for details on the structure.

The contents of the structure are referred and updated during communication. Do not rewrite the structure during communication (SCI_IIC_COMMUNICATION).

For the parameter which has '(to be updated)' in the comment below, the argument for the parameter will be updated during the API execution.

```
sci_iic_ch_dev_status_t dev_sts; /* Device state flag (to be updated) */
uint8_t ch_no; /* Channel number */
```

ctrl_ptn_t

Specifies the output pattern. When selecting multiple options, specify them with '|'.

The following options can be selected simultaneously:

- The following three options can be specified simultaneously. Then they will be processed in the order listed.
 - SCI IIC GEN START CON
 - SCI_IIC_GEN_RESTART_CON
 - SCI_IIC_GEN_STOP_CON
- The following two options can be specified simultaneously.
 - SCI_IIC_GEN_SDA_HI_Z
 - SCI_IIC_GEN_SSCL_ONESHOT

Return Values

```
SCI_IIC_SUCCESS /* Processing completed successfully */
SCI_IIC_ERR_INVALID_CHAN /* The channel is nonexistent. */
SCI_IIC_ERR_INVALID_ARG /* The parameter is invalid. */
SCI_IIC_ERR_BUS_BUSY /* The bus state is busy. */
SCI_IIC_ERR_OTHER /* The event occurred is invalid in the current state. */
```

Properties

Prototyped in r_sci_iic_rx_if.h.

Description

Outputs control signals of the simple I²C mode. Outputs conditions specified by the argument, Hi-Z from the SSDA pin, and one-shot of the SSCL clock. Also resets the simple I²C mode settings.

Reentrant

Function is reentrant for different channels.

Example

Special Notes

None

3.7 R_SCI_IIC_GetVersion()

Returns the current version of this module.

Format

uint32_t R_SCI_IIC_GetVersion(void)

Parameters

None

Return Values

Version number

Properties

Prototyped in r_sci_iic_rx_if.h.

Description

This function will return the version of the currently installed SCI (simple I^2C mode) FIT module. The version number is encoded where the top 2 bytes are the major version number and the bottom 2 bytes are the minor version number. For example, Version 4.25 would be returned as 0x00040019.

Reentrant

Function is reentrant for different channels.

Example

```
uint32_t version;
version = R_SCI_IIC_GetVersion();
```

Special Notes

This function is inlined using '#pragma inline'.

4. Appendices

4.1 Communication Method

This API controls each processing such as start condition generation, slave address transmission, and others as a single protocol, and performs communication by combining these protocols.

4.1.1 States for API Operation

Table 4.1 lists the States Used for Protocol Control.

Table 4.1 States Used for Protocol Control (enum sci_iic_api_status_t)

No.	Constant Name	Description
STS0	SCI_IIC_STS_NO_INIT	Uninitialized state
STS1	SCI_IIC_STS_IDLE	Idle state
STS2	SCI_IIC_STS_ST_COND_WAIT	Wait state for a start condition to be generated
STS3	SCI_IIC_STS_SEND_SLVADR_W_WAIT	Wait state for the slave address [write] transmission to complete
STS4	SCI_IIC_STS_SEND_SLVADR_R_WAIT	Wait state for the slave address [read] transmission to complete
STS5	SCI_IIC_STS_SEND_DATA_WAIT	Wait state for the data transmission to complete
STS6	SCI_IIC_STS_RECEIVE_DATA_WAIT	Wait state for the data reception to complete
STS7	SCI_IIC_STS_SP_COND_WAIT	Wait state for a stop condition to be generated

4.1.2 Events During API Operation

Table 4.2 lists the Events Used for Protocol Control. When the interface functions accompanying this module are called, they are defined as events as well as interrupts.

Table 4.2 Events Used for Protocol Control (enum sci_iic_api_event_t)

No.	Event	Event Definition
EV0	SCI_IIC_EV_INIT	sci_iic_init_driver() called
EV1	SCI_IIC_EV_GEN_START_COND	sci_iic_generate_start_cond() called
EV2	SCI_IIC_EV_INT_START	STI interrupt occurred (interrupt flag: START)
EV3	SCI_IIC_EV_INT_ADD	TXI interrupt occurred
EV4	SCI_IIC_EV_INT_SEND	TXI interrupt occurred
EV5	SCI_IIC_EV_INT_STOP	STI interrupt occurred (interrupt flag: STOP)
EV6	SCI_IIC_EV_INT_NACK	STI interrupt occurred (interrupt flag: NACK)

4.1.3 Protocol State Transitions

In this module, a state transition occurs when an interface function provided is called or when an SCI (simple I^2C mode) interrupt request is generated. Figure 4.1 to Figure 4.4 show protocol state transitions.




Figure 4.1 State Transition on Initialization




Figure 4.2 State Transition on Master Transmission




Figure 4.3 State Transition on Master Reception




Figure 4.4 State Transition on Master Transmit/Receive

4.1.4 Protocol State Transition Table

The processing when the events in Table 4.2 occur in the states in Table 4.1 is shown in the Table 4.3 Protocol State Transition. Refer to Table 4.4 for details of each function.

Table 4.3 Protocol State Transition Table (gc_sci_iic_mtx_tbl[][]) (1)

	State		Event						
State		EV0	EV1	EV2	EV3	EV4	EV5	EV6	
STS0	Uninitialized state [SCI_IIC_STS_NO_INIT]		ERR	ERR	ERR	ERR	ERR	ERR	
STS1	Idle state [SCI_IIC_STS_IDLE]		Func1	ERR	ERR	ERR	ERR	ERR	
STS2	Wait state for a start condition to be STS2 generated SCI_IIC_STS_ST_COND_WAIT		ERR	Func2	ERR	ERR	ERR	Func7	
STS3	Wait state for the slave address [write] transmission to complete [SCI_IIC_STS_SEND_SLVADR_W_WAIT]	ERR	ERR	ERR	Func3	ERR	ERR	Func7	
STS4	Wait state for the slave address [read] transmission to complete [SCI_IIC_STS_SEND_SLVADR_R_WAIT]		ERR	ERR	Func3	ERR	ERR	Func7	
STS5	Wait state for the data transmission to complete [SCI_IIC_STS_SEND_DATA_WAIT]	ERR	ERR	ERR	ERR	Func4	ERR	Func7	
STS6	Wait state for the data reception to complete [SCI_IIC_STS_RECEIVE_DATA_WAIT]	ERR	ERR	ERR	Func5	ERR	ERR	Func7	
STS7	Wait state for the stop condition to be generated [SCI_IIC_STS_SP_COND_WAIT]	ERR	ERR	ERR	ERR	ERR	Func6	Func7	

Note:

4.1.5 Functions Used on Protocol State Transitions

Table 4.4 lists the Functions Used on Protocol State Transition.

Table 4.4 Functions Used on Protocol State Transition

Processing	Function	Overview
Func0	sci_iic_init_driver()	Initialization
Func1	sci_iic_generate_start_cond()	Start condition generation
Func2	sci_iic_after_gen_start_cond()	Processing after generating a start condition
Func3	sci_iic_after_send_slvadr()	Processing after transmitting the slave address
Func4	sci_iic_write_data_sending()	Data transmission
Func5	sci_iic_read_data_receiving()	Data reception
Func6	sci_iic_release()	Communication end processing
Func7	sci_iic_nack()	NACK error processing

^{1.} ERR indicates SCI_IIC_ERR_OTHER. When an unexpected event is notified in a state, error processing will be performed.

4.1.6 Flag States on State Transitions

1) Controlling states of channels

Multiple slaves on the same bus can be exclusively controlled using the channel state flag 'g_sci_iic_ChStatus[]'. Each channel has the channel state flag and the flag is controlled by the global variable. When the initialization for this module has completed and the target bus is not being used for a communication, the flag becomes 'SCI_IIC_IDLE/SCI_IIC_FINISH/SCI_IIC_NACK' (idle state) and communication is available. When the bus is being used for communication, the flag becomes 'SCI_IIC_COMMUNICATION' (communicating). When communication is started, the flag is always verified. Thus, if a device is communicating on a bus, then no other device can start communicating on the same bus. Simultaneous communication can be achieved by controlling the channel state flag for each channel.

2) Controlling states of devices

Multiple slaves on the same channel can be controlled using the device state flag 'dev_sts' in the I²C communication information structure. The device state flag stores the state of communication for the device.

Table 4.5 lists States of Flags on State Transitions.

Table 4.5 States of Flags on State Transitions

	Channel State Flag	Device State Flag (Communication Device)	I ² C Protocol Operating Mode	Current State of the Protocol Control
State	g_sci_iic_ChStatus[]	I ² C Communication Information Structure *p_dev_sts	Internal Communication Information Structure api_Mode	Internal Communication Information Structure api_N_status
Uninitialized state	SCI_IIC_NO_INIT	SCI_IIC_NO_INIT	SCI_IIC_MODE_NONE	SCI_IIC_STS_NO_INIT
Idle state	SCI_IIC_IDLE SCI_IIC_FINISH SCI_IIC_NACK	SCI_IIC_IDLE SCI_IIC_FINISH SCI_IIC_NACK	SCI_IIC_MODE_NONE	SCI_IIC_STS_IDLE
Communicating (master transmission)	SCI_IIC_ COMMUNICATION	SCI_IIC_ COMMUNICATION	SCI_IIC_MODE_WRITE	SCI_IIC_STS_ST_COND_WAIT SCI_IIC_STS_SEND_SLVADR_W_WAIT SCI_IIC_STS_SEND_DATA_WAIT SCI_IIC_STS_SP_COND_WAIT
Communicating (master reception)	SCI_IIC_ COMMUNICATION	SCI_IIC_ COMMUNICATION	SCI_IIC_MODE_READ	SCI_IIC_STS_ST_COND_WAIT SCI_IIC_STS_SEND_SLVADR_R_WAIT SCI_IIC_STS_RECEIVE_DATA_WAIT SCI_IIC_STS_SP_COND_WAIT
Communicating (master transmit/receive)	SCI_IIC_ COMMUNICATION	SCI_IIC_ COMMUNICATION	SCI_IIC_MODE_ COMBINED	SCI_IIC_STS_ST_COND_WAIT SCI_IIC_STS_SEND_SLVADR_W_WAIT SCI_IIC_STS_SEND_SLVADR_R_WAIT SCI_IIC_STS_SEND_DATA_WAIT SCI_IIC_STS_RECEIVE_DATA_WAIT SCI_IIC_STS_SP_COND_WAIT
Error state	SCI_IIC_ERROR	SCI_IIC_ERROR	_	_

4.2 Interrupt Request Generation Timing

This section describes the interrupt request generation timings in this module.

Legend:

ST: Start condition

AD6 to AD0: Slave address

/W: Transfer direction bit: 0 (Write) R: Transfer direction bit: 1 (Read)

/ACK: Acknowledge: 0 NACK: Acknowledge: 1

D7 to D0: Data

RST: Restart condition SP: Stop condition

4.2.1 Master Transmission

(1) Pattern 1

	ST	AD0	/W	/ACK	D7 to D0	/ACK	D7 to D0	/ACK	SP	<u> </u>
ſ	ОТ	AD6 to	0.07	/^ 0/	D7 (D0	// 01/	D7 (D0	/4.01/	0.0	

▲ 1: STI (START) interrupt: Start condition detected


▲ 2: TXI interrupt: Address transmission completed (transfer direction bit: write) (1)

▲ 3: TXI interrupt: Data transmission completed (first data) (1)

▲ 4: TXI interrupt: Data transmission completed (second data) (1)

▲ 5: STI (STOP) interrupt: Stop condition detected

(2) Pattern 2



▲ 1: STI (START) interrupt: Start condition detected

▲ 2: TXI interrupt: Address transmission completed (transfer direction bit: write) (1)

▲ 3: TXI interrupt: Data transmission completed (second data) (1)

▲ 4: STI (STOP) interrupt: Stop condition detected

Note:

1. An interrupt request is generated on the rising edge of the ninth clock.

(3) Pattern 3

ST	AD6 to AD0	W	/ACK	SP	
	1		4	2	▲ 3

▲ 1: STI (START) interrupt: Start condition detected

▲ 2: TXI interrupt: Address transmission completed (transfer direction bit: write) (1)

▲ 3: STI (STOP) interrupt: Stop condition detected

(4) Pattern 4




▲ 1: STI (START) interrupt: Start condition detected

▲ 2: STI (STOP) interrupt: Stop condition detected

Note:

1. An interrupt request is generated on the rising edge of the ninth clock.

4.2.2 Master Reception



▲ 1: STI (START) interrupt: Start condition detected

▲ 2: TXI interrupt: Address transmission completed (transfer direction bit: read) (1)

▲ 3: TXI interrupt: Reception for the last data - 1 completed (second data) (1)


▲ 4: TXI interrupt: Reception for the last data completed (second data) (2)

▲ 5: STI (STOP) interrupt: Stop condition detected

Notes:

- 1. An interrupt request is generated on the rising edge of the ninth clock.
- 2. An interrupt request is generated on the rising edge of the eighth clock.

4.2.3 Master Transmit/Receive



▲ 1: STI (START) interrupt: Start condition detected

▲ 2: TXI interrupt: Address transmission completed (transfer direction bit: write) (1)

▲ 3: TXI interrupt: Data transmission completed (first data) (1)

▲ 4: STI (START) interrupt: Restart condition detected

▲ 5: TXI interrupt: Address transmission completed (transfer direction bit: read) (1)

▲ 6: TXI interrupt: Reception for the last data - 1 completed (second data) (1)

▲ 7: TXI interrupt: Reception for the last data completed (second data) (2)

▲ 8: STI (STOP) interrupt: Stop condition detected

Notes:

- 1. An interrupt request is generated on the rising edge of the ninth clock.
- 2. An interrupt request is generated on the rising edge of the eighth clock.

5. Sample Code

5.1 Example when Accessing One Slave Device Continuously with One Channel

This section describes an example of using one SCI channel in simple I²C mode to continuously write to one slave device.

The procedure is as follows:

- 1. Execute the R_SCI_IIC_Open function to use SCI channel 1 in the SCI simple I²C mode FIT module.
- 2. Execute the R_SCI_IIC_MasterSend function to write 3-byte data to device A.
- 3. Update the transmit data.
- 4. Execute the R_SCI_IIC_MasterSend function to write 3-byte data to device A.
- 5. Execute the R_SCI_IIC_Close function to release SCI channel 1 from the SCI simple I²C mode FIT module.

```
#include <stddef.h> // NULL definition
                                                           The following abbreviations are used in
#include "platform.h"
                                                           the program example:
#include "r sci iic rx if.h"
                                                            - ST: Start condition
                                                           - SP: Stop condition
/* Defines the number of retries when a NACK is detected. */
#define RETRY TMO 10
/* Defines the number of software loops to wait until next communication starts when retrying*/
#define RETRY WAIT TIME 1000
/* Transmit size */
#define SEND SIZE
/* Mode definitions in the sample code. */
typedef enum
                            /* Being in idle state */
   IDLE = OU
  BUSY,
INITIALIZE,
DEVICE A WRITE,
                            /* I2C communication being performed */
                            /* Simple I2C mode FIT module initialization */
/* Writing device A */
   FINISH, /* Communication completed */
RETRY WAIT_DEV_A_WR, /* Waiting for retry writing device A */
ERROR /* Error occurred */
} sample mode t;
/* Variable for modes in the sample code */
volatile uint8 t sample mode;
/* Variable for the number of retries */
uint32_t
                retry_cnt;
/* Variable for the number of transmissions */
uint8 t
                send num = 0;
void main(void);
void Callback deviceA(void);
void main (void)
   sci iic return t ret; /* For verifying the return value of the API function */
   uint8 t send data[6]
                                = \{0x81, 0x82, 0x83, 0x84, 0x85, 0x86\}; /* Transmit data */
```

Figure 5.1 Example when Accessing One Slave Device Continuously with One Channel (1/4)

```
sample mode = INITIALIZE;
                                                       /* Proceed to initialization processing */
while (1)
    switch(sample mode)
          '* Being in idle state */
                                                             A loop is performed with empty processing
        case IDLE:
                                                              during idle or I2C communication.
            /* No operation is performed. */
        break:
         /* I2C communication being performed */
        case BUSY:
                                                                The channel state can be verified with the
            /* No operation is performed. */
                                                                global variable "g_sci_iic_ChStatus[]".
        break;
         /* Initializes the simple I2C mode FIT module.
        case INITIALIZE:
             /* Verifies if it is the first time to communicate with device A. */
             if (0 == send num)
             {
                  /* Verifies if channel 1 is currently communicating. */
if (SCI_IIC_COMMUNICATION == g_sci_iic_ChStatus[1])
                      sample mode = ERROR;
                                                      /* Proceed to error processing */
                  }
                  else
                    /st Configures the device A information structure (transmit pattern 1). st/
                      iic_info_deviceA.p_slv_adr = slave_addr_deviceA;
iic_info_deviceA.p_data1st = access_addr_deviceA;
                      iic_info_deviceA.p_data2nd = send_data;
                      iic_info_deviceA.dev_sts = SCI_IIC_NO_INIT;
                      iic info deviceA.cnt1st = sizeof(access addr deviceA);
                      iic_info_deviceA.cnt2nd = SEND_SIZE;
iic_info_deviceA.callbackfunc = &Callback_deviceA;
                      iic info deviceA.ch no = 1;
                  retry_cnt = 0;
                  /* SCI open processing */
                  ret = R SCI IIC Open(&iic info deviceA);
                  if (SCI IIC SUCCESS == ret)
                      sample mode = DEVICE A WRITE; /* Proceed to write processing for
                                                              device A */
                  }
                  else
                  {
                       /* Error processing at the R_SCI_IIC_Open() function call */
                      sample mode = ERROR; /* Proceed to error processing */
             /* Verifies if it is the second or the subsequent continuous communication
                with device A. ^{\star}/
             else if (1 <= send num)
                  /* Verifies if channel 1 is currently communicating. */
                  if (SCI IIC COMMUNICATION == g sci iic ChStatus[1])
                      sample mode = ERROR;
                                                       /* Proceed to error processing */
                                                            Initializes the transmit counters and pointers for
                  else
                                                            the second transmission.
                     /st Information structure for device A (master transmission pattern 1) st/
                      access addr deviceA[0] = (access addr deviceA[0] + SEND SIZE);
                      iic_info_deviceA.p_data1st = access_addr_deviceA;
iic_info_deviceA.p_data2nd = (send_data + (SEND_SIZE * send_num));
                      iic_info_deviceA.cnt1st = sizeof(access_addr_deviceA);
                      iic info deviceA.cnt2nd = SEND SIZE;
```

Figure 5.2 Example when Accessing One Slave Device Continuously with One Channel (2/4)

```
sample_mode = DEVICE_A_WRITE; /* Proceed to write processing for
                                              device A */
        }
                                       Processing from ST generation to SP generation is performed
break;
                                        by executing the R_SCI_IIC_MasterSend function in the FIT
                                       module. After SP is output, the specified callback function
/* Writes data to device A */
                                       (Callback_deviceA()) is called.
case DEVICE_A_WRITE:
    retry_cnt = retry_cnt + 1;
    /* Starts master transmission. */
    ret = R SCI IIC MasterSend(&iic info deviceA);
    if (SCI IIC SUCCESS == ret)
      sample_mode = BUSY;
                                    /* Then the state becomes "I2C communication
                                       being performed". */
    else if (SCI IIC ERR BUS BUSY == ret)
        sample_mode = RETRY_WAIT_DEV_A_WR; /* Proceed to a wait for retry */
    else
        break;
/* Waits for retry writing device A. */
case RETRY WAIT DEV A WR:
    retry wait cnt = retry wait cnt + 1;
    if (RETRY TMO < retry cnt)
        retry wait cnt = 0;
                                /* Proceed to error processing */
        sample_mode = ERROR;
    if (RETRY WAIT TIME < retry wait cnt)
        retry_wait cnt = 0;
        switch (sample mode)
            case RETRY WAIT DEV A WR:
                sample_mode = DEVICE_A_WRITE; /* Proceed to write processing for
                                                  device A */
          break;
            default:
                /* No operation is performed. */
            break;
break;
When the communication target is the EEPROM, if write operation is performed by sending the write command,
a NACK is returned until the write operation is completed.
In the sample code, retry to start communication is performed until an ACK is returned.
```

Figure 5.3 Example when Accessing One Slave Device Continuously with One Channel (3/4)

```
/* Communication end processing */
             case FINISH:
                   * SCI close processing
                 ret = R SCI IIC Close(&iic info deviceA);
                 if (SCI IIC SUCCESS == ret)
                                                         /* Then the state becomes "idle". */
                      sample_mode = IDLE;
                 else
                 {
                      /* Error processing at the R
                                                     SCI IIC Close() function call */
                                                         \overline{/}^* Proceed to error processing */
                     sample_mode = ERROR;
                                                      When the communication has been completed, the SCI
             break;
                                                      channel used can be released by calling the
                                                      R_SCI_IIC_Close function.
             /* Error occurred */
                                                      Call the R_SCI_IIC_Close function in the following cases:
             case ERROR:
                 /* No operation is performed. */
                                                     - When entering low power consumption mode.
                                                      - When communication error occurred.
             break:
                                                      - When the SCI channel used needs to be released.
                /* No operation is performed. */
             break;
        }
    }
void Callback_deviceA(void)
    volatile sci iic return t ret;
    sci_iic_mcu_status_t iic_status;
sci_iic_info_t iic_info_ch;
    iic info ch.ch no = 1;
    /* Obtains the simple I2C status. */
    ret = R_SCI_IIC_GetStatus(&iic_info_ch, &iic_status);
    if (SCI IIC SUCCESS != ret)
         /\star Error processing at the R_SCI_IIC_GetStatus() function call \star/
        sample_mode = ERROR;
                                                         /* Proceed to error processing */
    else
        if (1 == iic status.BIT.NACK)
             /st Processing when NACK is detected with the iic status flag verification. st/
             sample mode = RETRY WAIT DEV A WR;
        else
             retry cnt = 0;
             send num++;
             if (1 >= send num)
                 sample mode = INITIALIZE;
                                                   /* Proceed to initialization processing */
             }
             else
                 sample mode = FINISH;
                                                  /* Proceed to communication end processing */
        }
    }
}
```

Figure 5.4 Example when Accessing One Slave Device Continuously with One Channel (4/4)

5.2 Example when Accessing Two Slave Devices with One Channel

This section describes an example of using one SCI channel in simple I²C mode to write to and read from two slave devices. In the sample code, I²C communication information structure is configured for each accessing device.

The procedure is as follows:

- 1. Execute the R_SCI_IIC_Open function to use SCI channel 1 in the SCI simple I²C mode FIT module.
- 2. Execute the R_SCI_IIC_MasterSend function to write 3-byte data to device A.
- 3. Execute the R_SCI_IIC_MasterReceive function to read 3-byte data from device B.
- 4. Execute the R_SCI_IIC_Close function to release SCI channel 1 from the SCI simple I²C mode FIT module.

```
#include <stddef.h> // NULL definition
#include "platform.h"
                                                                                  The following abbreviations are used in
#include "r_sci_iic_rx_if.h"
                                                                                 the program example:
                                                                                  - ST: Start condition
/* Defines the number of retries when a NACK is detected. */
                                                                                  - SP: Stop condition
#define RETRY TMO
                        10
/* Defines the number of software loops to wait until next communication starts when retrying*/
#define RETRY WAIT TIME 1000
/* Transmit size */
#define SEND SIZE
/* Receive size */
#define RECEIVE SIZE
/* Definitions for mode management in the sample code */
typedef enum
                                       /* Being in idle state */
    TDIE = 00.
   BUSY,

INITIALIZE,

DEVICE_A_WRITE,

DEVICE_B_READ,

FINISH,

RETRY_WAIT_DEV_A_WR,

RETRY_WAIT_DEV_B_RD,

TREEDOD

/* IZC COMMUNICATION Sering F.

/* Simple I2C mode FIT module initializate
/* Writing device A */

/* Reading device B */

/* Communication completed */

RETRY_WAIT_DEV_B_RD,

/* Waiting for retry writing device A */

/* Error occurred */
    BUSY,
                                       /* I2C communication being performed */
                                       /* Simple I2C mode FIT module initialization */
} sample_mode_t;
/* Variable for modes in the sample code */
volatile uint8 t
                                       sample mode;
/* Variable for the number of retries */
volatile uint32 t
                                       retry cnt;
void main (void);
void Callback_deviceA(void);
                                                                               Declares information structures as many
void Callback deviceB(void);
                                                                              as devices to communicate.
void main (void)
                                                                   the return value of the API function */
  volatile sci_iic_return_t ret; /* For verifying
  volatile uint32 t
                                                                  Counter for adjusting the retry interval */
                                    retry wait cnt = 0; /*
    sci_iic_info_t iic_info_deviceA;
sci_iic_info_t iic_info_deviceB;
                                                                     Information structure for device A */
                                                                  /* Information structure for device B */
```

Figure 5.5 Example when Accessing Two Slave Devices with One Channel (1/5)

```
uint8 t slave addr deviceA[1]
                                         = \{0x51\};
                                                           /* Slave address of device A */
      = {0x81,0x82,0x83,0x84,0x85}; /* Transmit data */
= {0xFF,0xFF,0xFF,0xFF,0xFF}; /* For receive data storage*/
      uint8_t send_data[5]
      uint8 t store area[5]
      sample mode = INITIALIZE;
                                                           /* Proceed to initialization processing */
      while(1)
           switch (sample mode)
                                                                    A loop is performed with empty processing
               /* Being in idle state */
                                                                   during idle or I<sup>2</sup>C communication.
               case IDLE:
                   /* No operation is performed. */
               /* I2C communication being performed */
               case BUSY:
                                                                     The channel state can be verified with the
                   /* No operation is performed. */
                                                                     global variable "g_sci_iic_ChStatus[]".
               /* Initializes the simple I2C mode FIT module. */
               case INITIALIZE:
                   /* Verifies if channel 1 is currently communicating.
if (SCI_IIC_COMMUNICATION = g_sci_iic_ChStatus[1])
                        sample mode = ERROR;
                                                            /* Proceed to error processing */
                   else
                   ^{\prime \star} Configures the device A information structure (master transmit pattern 1). ^{\star \prime}
                        iic info deviceA.p slv adr = slave addr deviceA;
                        iic_info_deviceA.p_data1st = access_addr deviceA;
                        iic_info_deviceA.p_data2nd = send_data;
                        iic info deviceA.dev sts = SCI IIC NO INIT;
                        iic info deviceA.cnt1st = sizeof(access addr deviceA);
                        iic_info_deviceA.cnt2nd = SEND_SIZE;
                        iic_info_deviceA.callbackfunc = &Callback_deviceA;
                        iic info deviceA.ch no = 1;
                        /* Configures the device B information structure (master transmit/receive).
* /
                        iic_info_deviceB.p_slv_adr = slave_addr_deviceB;
                        iic info deviceB.p data1st = access addr deviceB;
                        iic_info_deviceB.p_data2nd = store_area;
iic_info_deviceB.dev_sts = SCI_IIC_NO_INIT;
                        iic_info_deviceB.cnt1st = sizeof(access_addr_deviceB);
                        iic info deviceB.cnt2nd = RECEIVE SIZE;
                        iic info deviceB.callbackfunc = &Callback deviceB;
                        iic info deviceB.ch no = 1;
                                                         The SCI resource is maintained for each channel. Thus the
                                                         R_SCI_IIC_Open function is executed only once.
                                                            /* Resets the number of retries. */
                   retry cnt = 0;
                   /* SCI open processing */
                   ret = R SCI IIC Open(&iic info deviceA);
                   if (SCI IIC SUCCESS == ret)
                   {
                       sample\ mode = DEVICE\ A\ WRITE; /* Proceed to write processing for device A */
                   else
                       /\!\!\!\!\!\!^{\star} Error processing at the R_SCI_IIC_Open() function call. \!\!\!\!^{\star}/\!\!\!\!\!
                       sample mode = ERROR;
                                                         /* Proceed to error processing */
               break:
```

Figure 5.6 Example when Accessing Two Slave Devices with One Channel (2/5)

```
Processing from ST generation to SP generation is performed
                                           by executing the R_SCI_IIC_MasterSend function in the FIT
/* Writes data to device A. */
                                           module. After SP is output, the specified callback function
case DEVICE A WRITE:
                                           (Callback_deviceA()) is called.
    retry_cnt = retry_cnt + 1;
    /* Starts master transmission.
    ret = R SCI IIC MasterSend(&iic info deviceA);
    if (SCI IIC SUCCESS == ret)
        sample mode = BUSY;
                                         /* Then the state becomes "I2C communication
                                            being performed". */
    else if (SCI IIC ERR BUS BUSY == ret)
        sample mode = RETRY WAIT DEV A WR; /* Proceed to a wait for retry */
    }
    else
         /* Error processing at the R_SCI_IIC_MasterSend() function call. */
                                           \overline{/}* Proceed to error processing */
        sample mode = ERROR;
    }
break;
                                          Processing from ST generation to SP generation is performed
                                          by executing the R_SCI_IIC_MasterReceive function in the
/* Reads data from device B. */
                                          FIT module. After SP is output, the specified callback function
case DEVICE B READ:
                                          (Callback_deviceB()) is called.
    retry_cnt = retry_cnt + 1;
     /* Starts master transmit/receive.
    ret = R SCI IIC MasterReceive(&iic info deviceB);
    if (SCI_IIC_SUCCESS == ret)
    {
                                        /* Then the state becomes "I2C communication
        sample mode = BUSY;
                                           being performed". */
    else if (SCI IIC ERR BUS BUSY == ret)
        sample mode = RETRY WAIT DEV B RD; /* Proceed to a wait for retry */
    else
         ^{\prime\prime} Error processing at the R SCI IIC MasterReceive() function call. */
        sample mode = ERROR;
                                           /* Proceed to error processing */
                                                      When the communication target is the EEPROM, if
                                                      write operation is performed by sending the write
/* Waits for retry writing device A. */
                                                      command, a NACK is returned until the write
/* Waits for retry reading device B. */
case RETRY_WAIT_DEV_A_WR:
                                                      operation is completed.
case RETRY WAIT DEV B RD:
                                                      In the sample code, retry to start communication is
    retry_wait_cnt = retry_wait_cnt + 1;
                                                      performed until an ACK is returned.
    if (RETRY TMO < retry cnt)
        retry_wait_cnt = 0;
        sample_mode = ERROR;
                                          /* Proceed to error processing */
    }
    if (RETRY WAIT TIME < retry wait cnt)
        retry_wait_cnt = 0;
        switch (sample mode)
            case RETRY WAIT DEV A WR:
            sample_mode = DEVICE_A_WRITE; /* Proceed to write processing for device A */
            break;
            case RETRY WAIT DEV B RD:
             sample mode = DEVICE B READ; /* Proceed to read processing for device B */
```

Figure 5.7 Example when Accessing Two Slave Devices with One Channel (3/5)

```
default:
                           /* No operation is performed. */
                       break;
               }
             break:
             /* Communication end processing */
             cas<u>e FINISH:</u>
                /* SCI close processing */
ret = R_SCI_IIC_Close(&iic_info_deviceA);
                  if (SCI IIC SUCCESS == ret)
                  {
                                                          /* Then the state becomes "idle". */
                      sample mode = IDLE;
                      /* Error processing at the R S
                                                         I IIC Close() function call */
                      sample mode = ERROR;
                                                          /* Proceed to error processing */
             break;
                                                          When the communication has been completed, the SCI
                                                          channel used can be released by calling the
                                                          R_SCI_IIC_Close function.
             /* Error occurred */
             case ERROR:
                                                          Call the R_SCI_IIC_Close function in the following cases:
                /* No operation is performed. */
                                                          - When entering low power consumption mode.
                                                          - When communication error occurred.
             break;
                                                          - When the SCI channel used needs to be released.
             default:
               /* No operation is performed. */
             break;
    }
void Callback deviceA(void)
    volatile sci iic return t ret;
    sci_iic_mcu_status_t iic status;
    sci_iic_info_t iic_info_ch;
    iic info ch.ch no = 1;
     /* Obtains the simple I2C status. */
    ret = R_SCI_IIC_GetStatus(&iic_info_ch, &iic_status);
    if (SCI IIC SUCCESS != ret)
         /* Error processing at the R SCI IIC GetStatus() function call */
         sample_mode = ERROR;
                                                         /* Proceed to error processing */
    }
         if (1 == iic status.BIT.NACK)
             ^{\prime\prime} Processing when NACK is detected with the iic status flag verification ^{\ast\prime}
             sample mode = RETRY WAIT DEV A WR; /* Proceed to a wait for retry */
         else
             retry cnt = 0;
             sample mode = DEVICE B READ;
                                                       /* Proceed to read processing for device B */
    }
void Callback deviceB(void)
    volatile sci iic return t ret;
    sci_iic_mcu_status_t iic_status;
sci_iic_info_t iic_info_ch;
    iic info ch.ch no = 1;
```

Figure 5.8 Example when Accessing Two Slave Devices with One Channel (4/5)

Figure 5.9 Example when Accessing Two Slave Devices with One Channel (5/5)

5.3 **Example when Accessing Two Slave Devices with Two Channels**

This section describes an example of using two SCI channels in simple I^2C mode to write and read two slave devices. Each channel writes to and reads from different slave device.

In the sample code, I²C communication information structure is configured for each accessing device.

The procedure is as follows:

- Execute the R_SCI_IIC_Open function to use SCI channel 1 in the SCI simple I²C mode FIT module. Also execute the R_SCI_IIC_Open function to use SCI channel 5 in the SCI simple I²C mode FIT module.
- 2. Execute the R_SCI_IIC_MasterSend function to write 3-byte data to device A using SCI channel 1. Execute the R_SCI_IIC_MasterReceive function to read 3-byte data from device B using SCI channel 5.
- Execute the R_SCI_IIC_Close function to release SCI channel 1 from the SCI simple I²C mode FIT module. Also execute the R_SCI_IIC_Close function to release SCI channel 5 from the SCI simple I²C mode FIT module.

```
#include <stddef.h> /* NULL definition */
#include "platform.h"
                                                                                     The following abbreviations are used in
#include "r_sci_iic_rx_if.h"
                                                                                    the program example:
                                                                                     - ST: Start condition
/* Defines the number of retries when a NACK is detected. */
                                                                                     - SP: Stop condition
#define RETRY TMO
                              10
/* Defines the number of software loops to wait until next communication starts when retrying*/
#define RETRY WAIT TIME 1000
/* Transmit size */
#define SEND SIZE
/* Receive size */
#define RECEIVE SIZE
/* Definitions for mode management in the sample code */
typedef enum
                                       /* Being in idle state */
     IDLE = OU,
                                         /* I2C communication being performed */
     BUSY.
    BUSY,
INITIALIZE, /* Simple I2C mode FIT module initial.

DEVICE_A_WRITE, /* Writing device A */
DEVICE_B_READ, /* Reading device B */
FINISH, /* Communication completed */
RETRY_WAIT_DEV_A_WR, /* Waiting for retry writing device A */
RETRY_WAIT_DEV_B_RD, /* Waiting for retry reading device B */
ERROR /* Error occurred */
                                        /* Simple I2C mode FIT module initialization */
} sample_mode_t;
/* Variable for modes in the sample code */
volatile uint8 t
                                        sample mode ch1;
volatile uint8 t
                                        sample_mode_ch5;
/* Variable for the number of retries */
volatile uint32_t retry_cnt_ch1;
volatile uint32_t retry_cnt_ch5;
void main(void);
void Callback deviceA(void);
void Callback deviceB(void);
void main (void)
```

Figure 5.10 Example when Accessing Two Slave Devices with Two Channels (1/6)

```
volatile sci_iic_return_t
                              ret;
                                         /st For verifying the return value of the API function st/
volatile uint32_t retry_wait_cnt_ch1 = 0;  /* Counter for adjusting the retry interval */
volatile uint32_t retry_wait_cnt_ch5 = 0;
                                                    /* Counter for adjusting the retry interval */
sci_iic_info_t iic_info_deviceA;
sci_iic_info_t iic_info_deviceB;
                                                         Information structure for device A
                                                      ^{\prime} /* Information structure for device B */
uint8 t slave addr deviceA[1] = {0x50};
uint8 t slave addr deviceB[1] = {0x50};
                                                         Slave address of device A
uint8_t slave_addr_deviceB[1] = {0x50};
uint8_t access_addr_deviceA[1] = {0x00};
                                                      /* Slave address of device B */
                                                       * Address to be accessed in device A */
uint8_t access_addr_deviceB[2] = {0x00,0x00}; /
                                                       lack Address to be accessed in device B */
                                   = \{0x81, 0x82, 0x83, 0x84, 0x85\}; /* Transmit data */
uint8_t send_data[5]
                                   = {0xFF,0xFF,0xFF,0xFF,0xFF}; /* For receive data storage */
uint8 t store area[5]
sample_mode_ch1 = INITIALIZE;
                                                     Ch1: Proceed to initialization processing
                                                   /* Ch5: Pro
sample mode ch5 = INITIALIZE;
                                                                eed to initialization processing */
                                                                  Declares information structures for each
while(1)
                                                                  device to be accessed.
{
    switch(sample mode ch1)
                                                        Processing for different channels can be operated
          * Being in idle state */
                                                        simultaneously. Therefore mode is controlled for each
         case IDLE:
             /* No operation is performed. */
                                                             A loop is performed with empty processing
                                                             during idle or I2C communication.
         /* I2C Communication being performed */
         case BUSY:
             /* No operation is performed. */
                                                                The channel state can be verified with the
         break;
                                                                global variable "g_sci_iic_ChStatus[]".
         /* Initializes the simple I2C mode FIT module. */
         case INITIALIZE:
             /* Verifies if channel 1 is currently communicating
             if (SCI IIC COMMUNICATION == g sci iic ChStatus[1])
                 sample mode ch1 = ERROR; /* Ch1: Proceed to error processing */
             else
               ^{\prime\prime} Configures the device A information structure (master transmit pattern 1). */
                  iic_info_deviceA.p_slv_adr = slave_addr_deviceA;
                  iic_info_deviceA.p_data1st = access_addr_deviceA;
                  iic_info_deviceA.p data2nd = send data;
                  iic_info_deviceA.dev_sts = SCI_IIC_NO_INIT;
iic_info_deviceA.cnt1st = sizeof(access_addr_deviceA);
                  iic info deviceA.cnt2nd = SEND SIZE;
                  iic_info_deviceA.callbackfunc = &Callback deviceA;
                  iic_info_deviceA.ch_no = 1;
                                                     /* Resets the number of retries. */
             retry cnt ch1 = 0;
             /* SCI open processing */
             ret = R_SCI_IIC_Open(&iic_info_deviceA);
             if (SCI IIC SUCCESS == ret)
                  sample_mode_ch1 = DEVICE_A_WRITE; /* Ch1: Proceed to write processing for
             }
             else
             {
                  /* Error processing at the R_SCI_IIC_Open() function call */
                  sample mode ch1 = ERROR;
                                                 /* Chl: Proceed to error processing */
        break:
         /* Writes data to device A. */
         case DEVICE A WRITE:
             retry_cnt_ch1 = retry_cnt_ch1 + 1;
```

Figure 5.11 Example when Accessing Two Slave Devices with Two Channels (2/6)

```
/* Starts master transmission. */
    ret = R SCI IIC MasterSend(&iic info deviceA);
    if (SCI IIC SUCCESS == ret)
       sample mode ch1 = BUSY;
                                         Then the channel 1 state becomes
                                         "I2C communication being performed". */
    else if (SCI IIC ERR BUS BUSY == r
       sample_mode_ch1 = RETRY_WAIT_DEW_A_WR; /* Ch1: Proceed to a wait for retry */
    else
         sample mode ch1 = ERROR;
             Processing from ST generation to SP generation is performed by executing this function.
break:
             After SP is output, the specified callback function (Callback_deviceA()) is called.
/* Waits for retry writing device A. */
case RETRY WAIT DEV A WR:
    retry_wait_cnt_ch1 = retry_wait cnt ch1 + 1;
    if (RETRY TMO < retry cnt ch1)
        retry_wait_cnt_ch1 = 0;
                                         /* Chl: Proceed to error processing */
        sample mode ch1 = ERROR;
    if (RETRY WAIT TIME < retry wait cnt ch1)
        retry wait cnt ch1 = 0;
        switch (sample mode ch1)
             case RETRY_WAIT_DEV_A_WR:
             sample mode ch1 = DEVICE A WRITE; /* Ch1: Proceed to write processing
                                                    for device A*/
            break;
             default:
                /* No operation is performed. */
break;
                                                   When the communication target is the
                                                    EEPROM, if write operation is performed by
/* Communication end processing */
                                                   sending the write command, a NACK is returned
case FINISH:
                                                    until the write operation is completed.
     * SCI close processing
                                                   In the sample code, retry to start communication
    ret = R SCI IIC Close(&iic info deviceA);
                                                   is performed until an ACK is returned.
    if (SCI IIC SUCCESS == ret)
        sample mode ch1 = IDLE;
                                          /* Then the channel 1 state becomes "idle". */
    }
    else
         /* Error processing at the R S
                                         I IIC Close() function call */
        sample mode ch1 = ERROR;
                                             Chl: Proceed to error processing */
break;
                                           When the communication has been completed, the SCI
                                           channel used can be released by calling the
/* Error occurred */
                                           R_SCI_IIC_Close function.
case ERROR:
                                           Call the R_SCI_IIC_Close function in the following cases:
   /* No operation is performed. */
                                           - When entering low power consumption mode.
break;
                                           - When communication error occurred.
                                           - When the SCI channel used needs to be released.
default:
    /* No operation is performed. */
break;
```

Figure 5.12 Example when Accessing Two Slave Devices with Two Channels (3/6)

```
switch(sample mode ch5)
                                                           A loop is performed with empty processing
     /* Being in idle state */
                                                           during idle or I2C communication.
     case IDLE:
          /* No operation is performed. */
     break;
     /* I2C communication being performed */
     case BUSY:
          /* No operation is performed. */
                                                              The channel state can be verified with the
     break;
                                                              global variable "g_sci_iic_ChStatus[]".
     ^{\prime \star} Initializes the simple I2C mode FIT module. ^{\star \prime}
     case INITIALIZE:
         /* Verifies if channel 5 is <u>currently communicating</u> if (SCI_IIC_COMMUNICATION == g_sci_iic_ChStatus[5])
              sample mode ch5 = ERROR;
                                                  /* Ch5: Proceed to error processing */
         else
              /* Configures the device B information structure (master transmit/receive).
              iic_info_deviceB.p_slv_adr = slave_addr_deviceB;
              iic_info_deviceB.p_data1st = access_addr_deviceB;
              iic info deviceB.p data2nd = store area;
              iic info deviceB.dev sts = SCI IIC NO INIT;
              iic_info_deviceB.cnt1st = sizeof(access_addr_deviceB);
iic_info_deviceB.cnt2nd = RECEIVE_SIZE;
              iic_info_deviceB.callbackfunc = &Callback_deviceB;
              iic info deviceB.ch no = 5;
         retry cnt ch5 = 0;
                                                  /* Resets the number of retries. */
         /* SCI open processing */
ret = R_SCI_IIC_Open(&iic_info_deviceB);
          if (SCI IIC SUCCESS == ret)
              sample mode ch5 = DEVICE B READ; /* Ch5: Proceed to read processing for
                                                      device B */
         else
              break:
     case DEVICE B READ:
         retry cnt ch5 = retry cnt ch5 + 1;
          /* Starts master transmit/receive processing.
         ret = R SCI IIC MasterReceive(&iic info deviceB);
         if (SCI IIC SUCCESS == ret)
              sample mode ch5 = BUSY;
                                                 Then the channel 5 state becomes "I2C
                                                  communication being performed". */
         else if (SCI IIC ERR BUS BUSY == ret)
              sample_mode_ch5 = RETRY_WAIT_DAV_B_RD; /* Ch5: Proceed to a wait for retry */
         else
              /* Error processing at the R_SCIar{f I}IIC_MasterReceive() function call */
              sample mode ch5 = ERROR;
                                                    * \overline{\text{Ch5}}: Proceed to error processing */
     break:
                 Processing from ST generation to SP generation is performed by executing this function in the
                 FIT module. After SP is output, the specified callback function (Callback_deviceB()) is called.
```

Figure 5.13 Example when Accessing Two Slave Devices with Two Channels (4/6)

```
/* Waits for retry reading device B. */
           case RETRY WAIT DEV B RD:
                retry wait cnt ch5 = retry wait cnt ch5 + 1;
                 if (RETRY_TMO < retry_cnt_ch5)</pre>
                    retry wait cnt ch5 = 0;
                    sample mode ch5 = ERROR;
                                                       /* Ch5: Proceed to error processing */
                 if (RETRY_WAIT_TIME < retry_wait_cnt_ch5)</pre>
                    retry_wait_cnt ch5 = 0;
                     switch (sample mode ch5)
                        case RETRY WAIT DEV B RD:
                          sample\_mode\_ch\overline{5} = \overline{\textit{DEVICE\_B\_READ;}} \ /* \ \text{Ch5: Proceed to read processing for}
                                                                  device B */
                        break;
                          default:
                             /* No operation is performed. */
                                                                    When the communication target is the
                                                                    EEPROM, if write operation is performed by
           break;
                                                                    sending the write command, a NACK is returned
            /* Communication end processing */
                                                                    until the write operation is completed.
           case FINISH:
                                                                    In the sample code, retry to start communication
                 * SCI close processing
                                                                    is performed until an ACK is returned.
               ret = R SCI IIC Close(&iic info deviceB);
                if (SCI IIC SUCCESS == ret)
                                                         /* Then the channel 5 state becomes "idle". */
                    sample mode ch5 = IDLE;
                }
                else
                    /* Error processing at the R SCI
                                                          IIC Close() function call */
                                                          * Ch5: Proceed to error processing */
                    sample mode ch5 = ERROR;
           break;
                                                        When the communication has been completed, the SCI
                                                        channel used can be released by calling the
           /* Error occurred. */
                                                        R_SCI_IIC_Close function.
           case ERROR:
                                                        Call the R_SCI_IIC_Close function in the following cases:
               /* No operation is performed. */
                                                        - When entering low power consumption mode.
           break;
                                                        - When communication error occurred.
                                                        - When the SCI channel used needs to be released.
           default:
              /* No operation is performed. */
           break;
  }
}
void Callback_deviceA(void)
    volatile sci iic return t ret;
    sci_iic_mcu_status_t iic_status;
sci_iic_info_t iic_info_ch;
    iic info ch.ch no = 1;
    /* Obtains the simple I2C status. */
    ret = R SCI IIC GetStatus(&iic info ch, &iic status);
    if (SCI IIC SUCCESS != ret)
    {
         /* Error processing at the R_SCI_IIC_GetStatus() function call */
         sample_mode_ch1 = ERROR;
                                                           /* Ch1: Proceed to error processing */
    }
```

Figure 5.14 Example when Accessing Two Slave Devices with Two Channels (5/6)

```
else
         if (1 == iic status.BIT.NACK)
             /\!\!\!\!\!^\star Processing when NACK is detected with the iic_status flag verification. \!\!\!\!^\star/\!\!\!\!
             sample_mode_ch1 = RETRY_WAIT_DEV_A_WR; /* Ch1: Proceed to a wait for retry */
         else
             retry_cnt_ch1 = 0;
             sample_mode_ch1 = FINISH; /* Ch1: Proceed to communication end processing */
    }
}
void Callback deviceB(void)
    volatile sci_iic_return_t ret;
    sci_iic_mcu_status_t iic_status;
    sci iic info t iic info ch;
    iic info ch.ch no = 5;
    /* Obtains the simple I2C status. */
    ret = R SCI IIC GetStatus(&iic info ch, &iic status);
    if (SCI IIC SUCCESS != ret)
         /* Error processing at the R_SCI_IIC_GetStatus() function call. */
         sample mode ch5 = ERROR;
                                                          /* Ch5: Proceed to error processing */
    }
    else
         if (1 == iic status.BIT.NACK)
             /* Processing when NACK is detected with the iic_status flag verification */sample_mode_ch5 = RETRY_WAIT_DEV_B_RD; /* Ch5: Proceed to a wait for retry */
        else
             retry_cnt_ch5 = 0;
             sample_mode_ch5 = FINISH; /* Ch5: Proceed to communication end processing */
    }
}
```

Figure 5.15 Example when Accessing Two Slave Devices with Two Channels (6/6)

6. Provided Modules

The module provided can be downloaded from the Renesas Electronics website.

7. Reference Documents

User's Manual: Hardware

The latest version can be downloaded from the Renesas Electronics website.

Technical Update/Technical News

The latest information can be downloaded from the Renesas Electronics website.

User's Manual: Development Tools

RX Family C/C++ Compiler CC-RX User's Manual (R20UT3248)

The latest version can be downloaded from the Renesas Electronics website.

Related Technical Updates

This module reflects the content of the following technical updates. None

Website and Support

Renesas Electronics website

http://www.renesas.com

Inquiries

http://www.renesas.com/contact/

REVISION HISTORY

RX Family Application Note Simple I²C Module Using Firmware Integration Technology

			Description
Rev.	Date	Page	Summary
1.00	July 1, 2013	_	First edition issued
1.10	Nov. 15, 2013	_	Modified return values.
1.20	July 1, 2014	1	Target Device: Added the RX100 Series support.
	,		Table 1.2 Required Memory Size:
		4	- Changed all memory sizes in association with additional support
		-	for the RX100 Series and additional function for port selection.
			- Modified the description of the first sentence below the table.
		13	2.3 Supported Toolchains: Updated the toolchain version to v.2.01.
		4.5	2.6 Configuration Overview (Configuration options in
		15	r_sci_iic_rx_config.h (2/2)): Added the configuration option definitions in association with additional function for port selection.
		17	2.9 Adding the FIT Module to Your Project: Modified the description.
1.30	Oct. 1, 2014	''	Added support for the RX64M Group.
1100	00111, 2011	1	Target Device: Changed according to the products supported.
		1	Added the "Related Documents".
		3	Limitations: Added three limitation items.
			Table 1.2 Required Memory Size: Modified the memory sizes for the
		4	ROM, Maximum user stack usage, and Maximum interrupt stack
			usage.
		13	2.2 Software Requirements: Deleted "r_cgc_rx" since this module is
			independent of the r_cgc_rx.
			Configuration Overview:
		14-16	- Added channel support for the configuration options. Channels supported: 0 to 9, 12
		14-10	- Added the following configuration option:
			"SCI_IIC_CFG_PORT_SETTING_PROCESSING".
		21, 26,	3.2 R_SCI_IIC_MasterSend(),3.3 R_SCI_IIC_MasterReceive(), and
		32	3.4 R_SCI_IIC_Close(): Modified the code in the Example sections.
1.40	Dec. 1, 2014	_	Added support for the RX113 Group.
1.50	Dec. 15, 2014	_	Added support for the RX71M Group.
		4	Overview: Changed the first item in the Limitations.
		1.5	2.7 Parameters: Added the description regarding the limitation of
		18,	rewriting the structure.
		21-34	 The description has been also added to the Parameters in sections 3.1 to 3.6 in 3. API Functions.
			3.2 R_SCI_IIC_MasterSend() and 3.3 R_SCI_IIC_MasterReceive():
		22, 27	Added '(to be updated)' to the comments for "p_data1st" and
		,,	"p_data2nd" in the Parameters.
		48	5. Sample Code: Added.
1.60	Feb. 27, 2015		Added support for the RX63N Group.
		5	Table 1.2 Required Memory Size: Modified the memory sizes for the
			ROM, Maximum user stack usage, and Maximum interrupt stack
		44.40	usage.
		14-18	Configuration Overview:
			- Added channel support for the configuration options.
			Channels supported: 0 to 12

REVISION HISTORY

RX Family Application Note Simple I²C Module Using Firmware Integration Technology

			Description
Rev.	Date	Page	Summary
1.60	Feb. 27, 2015	Program	Modified the SCI simple I²C mode FIT module due to the software issue [Description] There are errors in the processing to set the clock source (CKS bit in the SMR register) and the bit rate (BRR register) for the on-chip baud rate generator, so the set values may differ from the expected values. [Conditions] When rev.1.50 or an earlier version of the SCI simple I²C mode FIT module is used with RX64M or RX71M, either of the following conditions is met: - Divided-by-3 is selected as the PLL input frequency division ratio (PLIDIV bit in the PLLCR register). - The tenth place of the PLL frequency multiplication factor is 5 (STC bit in the PLLCR register).
			[Workaround] Use rev. 1.60 or a later version of the SCI simple I ² C mode FIT module. Modified the SCI simple I ² C mode FIT module due to the software issue
		Program	 [Description] When the bit rate is set to low, the program may go into an infinite loop. [Conditions] The following two conditions are met: Rev.1.50 or an earlier version of the SCI simple I²C mode FIT module is used. The BRR register value calculated by the sci_iic_set_frequency function is greater than 255. (The bit rate is extremely low compared to PCLKB.) Example: When PCLKB is 60 MHz, the bit rate is set to 200 bps or less. When PCLKB is 300 kHz, the bit rate is set to 1 bps.
			[Workaround] Use rev. 1.60 or a later version of the SCI simple I ² C mode FIT module
1.70	May. 29, 2015	_	Added support for the RX231 Group.
1.80	Oct. 31, 2015	33	Added support for the RX130 Group, RX230 Group, RX23T Group. Format of 3.5, R_SCI_IIC_GetStatus(), modified

DEVISION LISTORY	RX Family Application Note
REVISION HISTORY	Simple I ² C Module Using Firmware Integration Technology

Day	Dete		Description
Rev.	Date	Page	Summary
1.90	Mar. 4, 2016		Added support for the RX24T Group.
		5	Table 1.2 Required Memory Size, changed.
		17, 18	Added description of r_sci_iic_rx_pin_config.h to section 2.6, Configuration Overview.
			Changed "master composite" to "master transmit/receive".
		45	Modified the macro definition of the internal communication information structure api_Mode, which is the I ² C protocol operating mode in the communication in progress (master transmit/receive) state, in Table 4.5, States of Flags on State Transitions.
2.00	Oct 1, 2016		Added support for the RX65N Group.
		15	2.6 Configuration Overview: Changed Default Value of SCI_IIC_CFG_CHi_SSDA_DELAY_SELECT. Changed code size description from "Table 1.2 Required Memory Size" to "2.7 Code Size."

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

34 The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- 3/4 The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
 - In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.
- 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

3/4 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

The characteristics of Microprocessing unit or Microcontroller unit products in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information,
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment: and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, lease evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Ini Tel: +65-6213-0200, Fax: +65-6213-0300 Innovation Centre, Singapore 339949

Renesas Electronics Malaysia Sdn.Bhd.
Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HALII Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

© 2016 Renesas Electronics Corporation. All rights reserved