


# More Digital Circuits

# Signals and Waveforms: Showing Time & Grouping

$x_3 \ x_2 \ x_1 \ x_0$

↑ voltage  
→ time




# Signals and Waveforms: Circuit Delay




$$A = [a_3, a_2, a_1, a_0]$$

$$B = [b_3, b_2, b_1, b_0]$$

$$A \xrightarrow{4} \equiv \begin{matrix} a_0 & \longrightarrow \\ a_1 & \longrightarrow \\ a_2 & \longrightarrow \\ a_3 & \longrightarrow \end{matrix}$$



# Sample Debugging Waveform



# Type of Circuits


- *Synchronous Digital Systems* consist of two basic types of circuits:
  - Combinational Logic (CL) circuits
    - Output is a function of the inputs only, not the history of its execution
    - E.g., circuits to add A, B (ALUs)
  - Sequential Logic (SL)
    - Circuits that “remember” or store information
    - aka “State Elements”
    - E.g., memories and registers (Registers)

# Uses for State Elements

- Place to store values for later re-use:
  - Register files (like x1-x31 in RISC-V)
  - Memory (caches and main memory)
- *Help control flow of information between combinational logic blocks*
  - State elements hold up the movement of information at input to combinational logic blocks to allow for orderly passage

# Accumulator Example

Why do we need to control the flow of information?




Want:

$$\begin{aligned} S &= 0; \\ \text{for } &(i=0; i < n; i++) \\ S &= S + X_i \end{aligned}$$

Assume:

- Each  $X$  value is applied in succession, one per cycle
- After  $n$  cycles the sum is present on  $S$

# First Try: Does this work?




No!

Reason #1: How to control the next iteration of the 'for' loop?

Reason #2: How do we say: 'S=0'?


# Register Internals

- n instances of a “Flip-Flop”
- Flip-flop name because the output flips and flops between 0 and 1
- D is “data input”, Q is “data output”
- Also called “D-type Flip-Flop”





# Flip-Flop Operation

- Edge-triggered d-type flip-flop
  - This one is “positive edge-triggered”
- “On the rising edge of the clock, the input d is sampled and transferred to the output. At all other times, the input d is ignored.”
- Example waveforms:



# Flip-Flop Timing

- Edge-triggered d-type flip-flop
  - This one is “positive edge-triggered”
- “On the rising edge of the clock, the input d is sampled and transferred to the output. At all other times, the input d is ignored.”
- Example waveforms (more detail):



# Camera Analogy Timing Terms



- Want to take a portrait – timing right before and after taking picture
- *Set up time* – don't move since about to take picture (open camera shutter)
- *Hold time* – need to hold still after shutter opens until camera shutter closes
- *Time click to data* – time from open shutter until can see image on output (viewscreen)

# Hardware Timing Terms


- **Setup Time:** when the input must be stable *before* the edge of the CLK
- **Hold Time:** when the input must be stable *after* the edge of the CLK
- **“CLK-to-Q” Delay:** how long it takes the output to change, measured from the edge of the CLK

# So How To Build A Flip Flop? Two "Latches". An example...


- When clk is high...
  - $D \rightarrow Q$
- When clk is low...
  - $Q$  stays with whatever it was
- Chain 2 latches together to create a flip-flop
- Setup time:
  - Need to propagate  $D$  to  $Q$  on the first latch
- Hold time:
  - Need to make sure the first latch doesn't change before the clock fully switches
- Clk->Q time:
  - Time needed to go through the second latch




# Accumulator Timing 1/2




- Reset input to register is used to force it to all zeros (takes priority over D input).
- $S_{i-1}$  holds the result of the  $i^{\text{th}}-1$  iteration.
- Analyze circuit timing starting at the output of the register.




# Accumulator Timing 2/2



- reset signal shown.
- Also, in practice  $X$  might not arrive to the adder at the same time as  $S_{i-1}$
- $S_i$  temporarily is wrong, but register always captures correct value.
- In good circuits, instability never happens around rising edge of clk.




# Model for Synchronous Systems



- Collection of Combinational Logic blocks separated by registers
- Feedback is optional
- Clock signal(s) connects only to clock input of registers
- Clock (CLK): steady square wave that synchronizes the system
- Register: several bits of state that samples on rising edge of CLK (positive edge-triggered) or falling edge (negative edge-triggered)

# Maximum Clock Frequency


- What is the maximum frequency of this circuit?




Hint:  
Frequency = 1/Period

$$\text{Period} = \text{Max Delay} = \text{CLK-to-Q Delay} + \text{CL Delay} + \text{Setup Time}$$

# Critical Paths





Timing...



Note: delay of 1 clock cycle from input to output.  
Clock period limited by propagation delay of adder/shifter.

# Pipelining to improve performance

Timing...



- Insertion of register allows higher clock frequency
- More outputs per second (higher bandwidth)
- But each individual result takes longer (greater latency)


# Recap of Timing Terms

- **Clock (CLK)** - steady square wave that synchronizes system
- **Setup Time** - when the input must be stable before the rising edge of the CLK
- **Hold Time** - when the input must be stable after the rising edge of the CLK
- “**CLK-to-Q**” Delay - how long it takes the output to change, measured from the rising edge of the CLK
  
- **Flip-flop** - one bit of state that samples every rising edge of the CLK (positive edge-triggered)
- **Register** - several bits of state that samples on rising edge of CLK or on LOAD (positive edge-triggered)

# Clickers/Peer Instruction

What is maximum clock frequency? (assume all unconnected inputs come from some register)


- A: 5 GHz
- B: 200 MHz
- C: 500 MHz
- D: 1/7 GHz
- E: 1/6 GHz




Clock->Q 1ns  
Setup 1ns  
Hold 1ns  
AND delay 1ns

# Finite State Machines (FSM) Intro

- A convenient way to conceptualize computation over time
- We start at a state and given an input, we follow some edge to another (or the same) state
- The function can be represented with a “state transition diagram”.
- With combinational logic and registers, any FSM can be implemented in hardware.




# FSM Example: 3 ones...



FSM to detect the occurrence of 3 consecutive 1's in the input.

Draw the FSM:




Assume state transitions are controlled by the clock:

On each clock cycle the machine checks the inputs and moves to a new state and produces a new output...

# Hardware Implementation of FSM

...therefore a register is needed to hold the a representation of which state the machine is in. Use a unique bit pattern for each state.





Combinational logic circuit is used to implement a function that maps from *present state and input* to *next state and output*.

# FSM Combinational Logic

Specify CL using a truth table

**Truth table...**


PS	Input	NS	Output
00	0	00	0
00	1	01	0
01	0	00	0
01	1	10	0
10	0	00	0
10	1	00	1



# Building Standard Functional Units


- Data multiplexers
- Arithmetic and Logic Unit
- Adder/Subtractor

# Data Multiplexer (“Mux”) (here 2-to-1, n-bit-wide)



# N instances of 1-bit-wide mux

How many rows in TT?




$$\begin{aligned} c &= \bar{s}\bar{a}\bar{b} + \bar{s}ab + s\bar{a}b + sab \\ &= \bar{s}(a\bar{b} + ab) + s(\bar{a}b + ab) \\ &= \bar{s}(a(\bar{b} + b)) + s((\bar{a} + a)b) \\ &= \bar{s}(a(1) + s((1)b) \\ &= \bar{s}a + sb \end{aligned}$$




# How do we build a 1-bit-wide mux?

$$\bar{s}a + sb$$




# 4-to-1 multiplexer?



$$e = \overline{s_1} \overline{s_0} a + \overline{s_1} s_0 b + s_1 \overline{s_0} c + s_1 s_0 d$$


# Another way to build 4-1 mux?



**Ans: Hierarchically!**  
**Hint: NCAA tourney!**


# Arithmetic and Logic Unit

- Most processors contain a special logic block called the “Arithmetic and Logic Unit” (ALU)
- We’ll show you an easy one that does ADD, SUB, bitwise AND, bitwise OR



when  $S=00$ ,  $R=A+B$   
when  $S=01$ ,  $R=A-B$   
when  $S=10$ ,  $R=A \text{ AND } B$   
when  $S=11$ ,  $R=A \text{ OR } B$

# Our simple ALU



# How to design Adder/Subtractor?

- Truth-table, then determine canonical form, then minimize and implement as we've seen before
- Look at breaking the problem down into smaller pieces that we can cascade or hierarchically layer

# Adder/Subtractor – One-bit adder LSB...

$$\begin{array}{r} \begin{array}{ccc|c} & a_3 & a_2 & a_1 & a_0 \\ + & b_3 & b_2 & b_1 & b_0 \\ \hline & s_3 & s_2 & s_1 & s_0 \end{array} \end{array}$$

a <sub>0</sub>	b <sub>0</sub>	s <sub>0</sub>	c <sub>1</sub>
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$s_0 =$$

$$c_1 =$$

# Adder/Subtractor – One-bit adder (1/2)...



$$\begin{array}{r} \begin{array}{cc|cc} a_3 & a_2 & a_1 & a_0 \\ b_3 & b_2 & b_1 & b_0 \end{array} \\ + \end{array} \quad \begin{array}{c} \\ \\ \hline s_3 & s_2 & s_1 & s_0 \end{array}$$

$a_i$	$b_i$	$c_i$	$s_i$	$c_{i+1}$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$s_i =$$

$$c_{i+1} =$$


# Adder/Subtractor – One-bit adder (2/2)



$$s_i = \text{XOR}(a_i, b_i, c_i)$$

$$c_{i+1} = \text{MAJ}(a_i, b_i, c_i) = a_i b_i + a_i c_i + b_i c_i$$

# $N$ 1-bit adders $\Rightarrow$ 1 $N$ -bit adder




What about overflow?

Overflow =  $c_n$ ?

# Extremely Clever Adder/Subtractor: "Invert and add one"

x	y	XOR(x,y)
0	0	0
0	1	1
1	0	1
1	1	0



XOR serves as conditional inverter!

# iClicker Question

Convert the truth table to a boolean expression  
(no need to simplify):

A:  $F = xy + x(\sim y)$

B:  $F = xy + (\sim x)y + (\sim x)(\sim y)$

C:  $F = (\sim x)y + x(\sim y)$

D:  $F = xy + (\sim x)y$

E:  $F = (x+y)(\sim x+\sim y)$

x	y	$F(x,y)$
0	0	0
0	1	1
1	0	0
1	1	1

# In Conclusion

- Finite State Machines have clocked state elements plus combinational logic to describe transition between states
  - Clocks synchronize D-FF change (Setup and Hold times important!)
  - Standard combinational functional unit blocks built hierarchically from subcomponents