

Name: Kerolos Youssef Ghobrial

LAB 1: Synthesis

part 1: using typical libraries.

First -> synthesis script is as following:

```
set design mips_16
set_app_var_search_path "/home/standard_cell_libraries/NangateOpenCellLibrary_FDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM"
set_app_var link_library "NangateOpenCellLibrary_tt1p1v25c.db "
set_app_var target_library "NangateOpenCellLibrary_tt1p1v25c.db "
sh rm -rf work
sh mkdir -p work
define_design_lib work -path ./work
analyze -library work -format verilog ./$design.v
current_design
source ./cons.tcl
check_design
compile -map_effort medium
report area -hierarchy > /home/ahesham/Desktop/ITI PHASE1/Mips/report/synth area.rpt
report_dred -nlerarchy > /nome/ahesham/Desktop/ITI_PHASEI/Mips/report/synth_dred.rpt
report_cell > /home/ahesham/Desktop/ITI_PHASEI/Mips/report/synth_cells.rpt
report_dred > /home/ahesham/Desktop/ITI_PHASEI/Mips/report/synth_dred.rpt
report_resources > /home/ahesham/Desktop/ITI_PHASEI/Mips/report/synth_resources.rpt
report_timing -max_paths 10 > /home/ahesham/Desktop/ITI_PHASEI/Mips/report/synth_timing_setup.rpt
report_timing -delay_type min -max_paths 10 > /home/ahesham/Desktop/ITI_PHASE1/Mips/report/synth_timing_hold.rpt
write_sdc output/${design}.sdc
change_names -rule no_case -hierarchy
change_names -rule verilog -hierarchy
set verilogout_no_tri
set verilogout_equation false
write -hierarchy -format verilog -output output/${design}.v
write_sdf -version 2.1 output/${design}.sdf
write -f ddc -hierarchy -output output/${design}.ddc
```

and constraint file is as following:

```
create_clock -name clk -period 6 [get_ports clk]
set_clock_uncertainty -setup 0.2 [get_clocks clk]
set_input_delay -max 3 -clock [get_clocks clk] [remove_from_collection] [all_inputs] [get_ports clk]
set_output_delay -max 3 -clock [get_clocks clk] [all_outputs]
```

results of timing reports:

```
# A fanout number of 1000 was used for high fanout net computations.
Operating Conditions: typical Library: NangateOpenCellLibrary_ttlp1v25c
Wire Load Model Mode: top
  Startpoint: pc_current_reg[1]
  (rising edge-triggered flip-flop clocked by clk)
Endpoint: pc_out[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max
  Des/Clust/Port
                       Wire Load Model
                                                 Library
  mips 16
                      5K_hvratio_1_1
                                                NangateOpenCellLibrary_tt1p1v25c
  Point
                                                 Incr
                                                              Path
                                            0.00
0.00
0.00 #
0.11
  clock clk (rise edge)
                                                               0.00
  clock ctk (fise edge)
clock network delay (ideal)
pc_current_reg[1]/CK (DFFR_X1)
pc_current_reg[1]/Q (DFFR_X1)
pc_out[1] (out)
                                                               0.00
                                                               0.00 r
                                                               0.11 r
                                                 0.00
                                                               0.11 r
  data arrival time
                                                               0.11
                                                6.00
0.00
                                                               6.00
  clock clk (rise edge)
  clock network delay (ideal)
  clock uncertainty
                                                 -0.20
                                                               5.80
  output external delay
                                                 -3.00
  data required time
                                                               2.80
  data required time
                                                             -0.11
  data arrival time
  slack (MET)
                                                               2.69
```

Then optimizing by providing the tool one constraint more as following:

```
create_clock -name clk -period 6 [get_ports clk]
set_clock_uncertainty -setup 0.2 [get_clocks clk]
set_input_delay -max 3 -clock [get_clocks clk] [remove_from_collection] [all_inputs] [get_ports clk]
set_output_delay -max 3 -clock [get_clocks clk] [all_outputs]
set_driving_cell -lib_cell BUF_X4 [remove_from_collection][all_inputs][get_ports clk]
set_load -max 80 [all_outputs]
```

results of timing reports:

Optimizing again:

```
create_clock -name clk -period 6 [get_ports clk]
set_clock_uncertainty -setup 0.2 [get_clocks clk]
set_input_delay -max 3 -clock [get_clocks clk] [remove_from_collection] [all_inputs] [get_ports clk]
set_output_delay -max 3 -clock [get_clocks clk] [all_outputs]
set_driving_cell -lib_cell_BUF_X4 [remove_from_collection][all_inputs][get_ports clk]
set_load -max 120 [all_outputs]
```

results of timing reports:

```
Operating Conditions: typical Library: NangateOpenCellLibrary_ttlp1v25c
Wire Load Model Mode: top
 Startpoint: pc current reg[1]
             (rising edge-triggered flip-flop clocked by clk)
 Endpoint: pc out[1] (output port clocked by clk)
 Path Group: clk
 Path Type: max
 Des/Clust/Port
                                      Library
                  Wire Load Model
                  5K hvratio 1 1
                                      NangateOpenCellLibrary tt1p1v25c
 mips 16
 Point
                                       Incr
                                                Path
                                      0.00 0.00
0.00 0.00
 clock clk (rise edge)
 clock network delay (ideal)
                                  0.00 # 0.00 r
0.08 0.08 f
 pc_current_reg[1]/CK (DFFR_X1)
pc_current_reg[1]/QN (DFFR_X1)
 U185/ZN (INV X4)
                                       0.14
                                                0.23 r
 pc out[1] (out)
                                       0.99
                                                 1.22 r
 data arrival time
                                                 1.22
                                      6.00
                                             6.00
 clock clk (rise edge)
                                       0.00
                                                6.00
 clock network delay (ideal)
                                                 5.80
                                      -0.20
 clock uncertainty
                                                 2.80
                                      -3.00
 output external delay
                                                 2.80
 data required time
                                                 2.80
 data required time
 data arrival time
```

After a lot of iterations and constraints, final constraints are:

```
create_clock -name clk -period 4 [get_ports clk]
set_clock_uncertainty -setup 0.8 [get_clocks clk]
set_input_delay -max 3 -clock [get_clocks clk] [remove_from_collection] [all_inputs] [get_ports clk]
set_output_delay -max 3 -clock [get_clocks clk] [all_outputs]
```

1.58

slack (MET)

Final minimum positive setup slack is 0.9 as following:

```
Operating Conditions: typical Library: NangateOpenCellLibrary tt1p1v25c
Wire Load Model Mode: top
  Startpoint: pc current reg[1]
                 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc_out[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max
  Des/Clust/Port Wire Load Model
                                                  Library
  Point
                                                                 Path

      clock clk (rise edge)
      0.00
      0.00

      clock network delay (ideal)
      0.00
      0.00

      pc_current_reg[1]/CK (DFFR_X1)
      0.00 # 0.00 r

      pc_current_reg[1]/Q (DFFR_X1)
      0.11 0.11 r

      pc_out[1] (out)
      0.00 0.11 r

  data arrival time
                                                                 0.11
                                            4.00
0.00
-0.80
                                                                4.00
  clock clk (rise edge)
  clock network delay (ideal)
                                                                 4.00
                                                                  3.20
  clock uncertainty
  output external delay
                                                  -3.00
                                                                0.20
  data required time
                                                                 0.20
  data required time
                                                                 0.20
  data arrival time
                                                                -0.11
  slack (MET)
                                                                  0.09
```

part 1: using worst libraries.

First -> synthesis script is as following:

```
set design mips_16
set_app_var_search_path "/home/standard_cell_libraries/NangateOpenCellLibrary_FDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM"
set_app_var link_library "NangateOpenCellLibrary_ssOp95vn40c.db "
set_app_var target_library "NangateOpenCellLibrary_ssOp95vn40c.db "
sh rm -rf work
sh mkdir -p work
define_design_lib work -path ./work
analyze -library work -format verilog ./$design.v
current_design
source ./cons.tcl
link
check design
compile -map_effort medium
report area -hierarchy > /home/ahesham/Desktop/ITI PHASE1/Mips/report/synth area.rpt
report_cell > /home/ahesham/Desktop/ITI_PHASEI/Mips/report/synth_cells.rpt
report_qor > /home/ahesham/Desktop/ITI_PHASEI/Mips/report/synth_resources.rpt
report_resources > /home/ahesham/Desktop/ITI_PHASEI/Mips/report/synth_resources.rpt
report_timing -max_paths 10 > /home/ahesham/Desktop/ITI_PHASE1/Mips/report/synth_timing_setup.rpt
report_timing -delay_type min -max_paths 10 > /home/ahesham/Desktop/ITI_PHASE1/Mips/report/synth_timing_hold.rpt
write_sdc output/${design}.sdc
define_name_rules no_case -case_insensitive
change names -rule no case -hierarchy change names -rule verilog -hierarchy
set verilogout_no_tri
set verilogout_equation false
write -hierarchy -format verilog -output output/${design}.v
write sdf -version 2.1 output/${design}.sdf
write -f ddc -hierarchy -output output/${design}.ddc
```

and constraint file is as following:

```
create_clock -name clk -period 6 [get_ports clk]
set_clock_uncertainty -setup 0.2 [get_clocks clk]
set_input_delay -max 3 -clock [get_clocks clk] [remove_from_collection] [all_inputs] [get_ports clk]
set_output_delay -max 3 -clock [get_clocks clk] [all_outputs]
```

Results of timing reports:

```
Operating Conditions: worst low Library: NangateOpenCellLibrary ss0p95vn40c
Wire Load Model Mode: top
  Startpoint: pc current reg[15]
                 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc_out[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max
  Des/Clust/Port Wire Load Model Library
  Point
                                                   Incr Path

      clock clk (rise edge)
      0.00
      0.00

      clock network delay (ideal)
      0.00
      0.00

      pc_current_reg[15]/CK (DFFRS_X1)
      0.00 # 0.00 r

      pc_current_reg[15]/Q (DFFRS_X1)
      0.08
      0.08 f

      pc_out[15] (out)
      0.00
      0.08 f

  data arrival time
                                                                 0.08
                                                  6.00
                                                               6.00
  clock clk (rise edge)
                                            -0.20
-0.00
  clock network delay (ideal)
                                                               6.00
  clock uncertainty
                                                               5.80
                                                               2.80
                                                  -3.00
  output external delay
                                                                 2.80
  data required time
                                                                2.80
  data required time
  data arrival time
                                                                -0.08
  slack (MET)
                                                                  2.72
```

After some iterations, the final constraints are as following:

```
create_clock -name clk -period 4 [get_ports clk]
set_clock_uncertainty -setup 0.3 [get_clocks clk]
set_input_delay -max 3 -clock [get_clocks clk] [remove_from_collection] [all_inputs] [get_ports clk]
set_output_delay -max 3 -clock [get_clocks clk] [all_outputs]
set_load -max 80 [all_outputs]
set_dont_use {NangateOpenCellLibrary_ss0p95vn40c/DFFRS_X1*}
```

Final minimum setup slack is zero as shown:

```
Operating Conditions: worst low Library: NangateOpenCellLibrary ss0p95vn40c
Wire Load Model Mode: top
 Startpoint: pc current reg[0]
            (rising edge-triggered flip-flop clocked by clk)
 Endpoint: pc_out[0] (output port clocked by clk)
 Path Group: clk
 Path Type: max
 Des/Clust/Port
                 Wire Load Model
                                     Library
                 5K_hvratio_1_1
                                    NangateOpenCellLibrary ss0p95vn40c
 mips 16
 Point
                                      Incr
                                                Path
 clock clk (rise edge)
                                      0.00 0.00
                                    0.00
                                                0.00
 clock network delay (ideal)
 0.00 r
                                               0.09 f
                                               0.20 r
 pc out[0] (out)
                                      0.50
                                                0.70 r
 data arrival time
                                                0.70
 clock clk (rise edge)
                                      4.00
                                                4.00
                                      0.00
 clock network delay (ideal)
                                                4.00
                                     -0.30
 clock uncertainty
                                                3.70
 output external delay
                                     -3.00
                                                0.70
 data required time
                                                0.70
                                               0.70
 data required time
 data arrival time
                                               -0.70
 slack (MET)
                                                0.00
```

Comment:

As shown from final constraints, the clock frequency is the same for both but notice that clock uncertainty model for worst library is more optimism than typical library so:

maximum clock frequency for worst library = 1/(4ns - 0.3 ns) = 0.27 GHZmaximum clock frequency for typical library = 1/(4ns - 0.8ns) = 0.3125 GHZ