

Name: Kerolos Youssef Ghobrial

LAB 1: CDC

Q9.

In this lab there are some errors such as unsynchronized crossing, data loss, no gray encoding that are solved all by putting an asynchronous FIFO with gray encoded memory as will be explained.

First: Verilog codes of design and FIFO and top module:

Design module: write clock domain.

```
module cdc_Q9(input clk1,rst1,input [7:0] din1, output reg [7:0]do1);
always @(posedge clk1 or negedge rst1)
begin
if(~rst1)
begin
do1 <= 8'b0;
end
else
begin
do1 <= din1;
end
end</pre>
```

FIFO module:

```
module sync_r2w #(parameter ADDRSIZE = 4)
  (output reg [ADDRSIZE:0] wq2_rptr,
  input [ADDRSIZE:0] rptr,
```

```
input wclk, wrst n);
 reg [ADDRSIZE:0] wq1 rptr;
 always @(posedge wclk or negedge wrst n)
 if (!wrst n) {wq2 rptr,wq1 rptr} <= 0;</pre>
 else {wq2 rptr,wq1 rptr} <= {wq1 rptr,rptr};</pre>
endmodule
module sync w2r #(parameter ADDRSIZE = 4)
 (output reg [ADDRSIZE:0] rq2 wptr,
 input [ADDRSIZE:0] wptr,
 input rclk, rrst n);
 reg [ADDRSIZE:0] rq1 wptr;
 always @(posedge rclk or negedge rrst n)
 if (!rrst n) {rq2 wptr,rq1 wptr} <= 0;</pre>
 else {rq2 wptr,rq1 wptr} <= {rq1 wptr,wptr};</pre>
endmodule
module fifomem #(parameter DATASIZE = 8, // Memory data word width
parameter ADDRSIZE = 4) // Number of mem address bits
 (output [DATASIZE-1:0] rdata,
 input [DATASIZE-1:0] wdata,
 input [ADDRSIZE-1:0] waddr, raddr,
 input wclken, wfull, wclk);
 `ifdef VENDORRAM
 // instantiation of a vendor's dual-port RAM
 vendor ram mem (.dout(rdata), .din(wdata),
 .waddr (waddr), .raddr (raddr),
 .wclken(wclken),
 .wclken n(wfull), .clk(wclk));
 `else
 // RTL Verilog memory model
 localparam DEPTH = 1<<ADDRSIZE;</pre>
 reg [DATASIZE-1:0] mem [0:DEPTH-1];
 assign rdata = mem[raddr];
 always @(posedge wclk)
 if (wclken && !wfull) mem[waddr] <= wdata;</pre>
 `endif
endmodule
module rptr empty #(parameter ADDRSIZE = 4)
 (output reg rempty,
 output [ADDRSIZE-1:0] raddr,
 output reg [ADDRSIZE :0] rptr,
```


```
input [ADDRSIZE :0] rq2 wptr,
 input rinc, rclk, rrst n);
 reg [ADDRSIZE:0] rbin;
wire [ADDRSIZE:0] rgraynext, rbinnext;
 //----
 // GRAYSTYLE2 pointer
 //----
 always @(posedge rclk or negedge rrst n)
 if (!rrst n) {rbin, rptr} <= 0;</pre>
 else {rbin, rptr} <= {rbinnext, rgraynext};</pre>
 // Memory read-address pointer (okay to use binary to address memory)
 assign raddr = rbin[ADDRSIZE-1:0];
 assign rbinnext = rbin + (rinc & ~rempty);
assign rgraynext = (rbinnext>>1) ^ rbinnext;
 // FIFO empty when the next rptr == synchronized wptr or on reset
 //----
 assign rempty val = (rgraynext == rq2 wptr);
 always @(posedge rclk or negedge rrst n)
if (!rrst n) rempty <= 1'b1;</pre>
else rempty <= rempty val;</pre>
endmodule
module wptr full #(parameter ADDRSIZE = 4)
 (output reg wfull,
output [ADDRSIZE-1:0] waddr,
output reg [ADDRSIZE :0] wptr,
 input [ADDRSIZE :0] wq2 rptr,
 input winc, wclk, wrst_n);
reg [ADDRSIZE:0] wbin;
wire [ADDRSIZE:0] wgraynext, wbinnext;
 // GRAYSTYLE2 pointer
 always @(posedge wclk or negedge wrst n)
 if (!wrst n) {wbin, wptr} <= 0;</pre>
 else {wbin, wptr} <= {wbinnext, wgraynext};</pre>
 // Memory write-address pointer (okay to use binary to address memory)
 assign waddr = wbin[ADDRSIZE-1:0];
 assign wbinnext = wbin + (winc & ~wfull);
 assign wgraynext = (wbinnext>>1) ^ wbinnext;
 // Simplified version of the three necessary full-tests:
 // assign wfull val=((wgnext[ADDRSIZE] !=wq2 rptr[ADDRSIZE] ) &&
 // (wgnext[ADDRSIZE-1] !=wq2 rptr[ADDRSIZE-1]) &&
 // (wgnext[ADDRSIZE-2:0] == wq2 rptr[ADDRSIZE-2:0]));
 assign wfull val = (wgraynext=={~wq2 rptr[ADDRSIZE:ADDRSIZE-1],
 wq2 rptr[ADDRSIZE-2:0]});
 always @(posedge wclk or negedge wrst n)
```

```
if (!wrst n) wfull <= 1'b0;</pre>
 else wfull <= wfull val;</pre>
endmodule
module fifo #(parameter DSIZE = 8,
 parameter ASIZE = 4)
 (output [DSIZE-1:0] rdata,
 output wfull,
 output rempty,
 input [DSIZE-1:0] wdata,
 input winc, wclk, wrst_n,
 input rinc, rclk, rrst n);
 wire [ASIZE-1:0] waddr, raddr;
 wire [ASIZE:0] wptr, rptr, wq2 rptr, rq2 wptr;
 sync r2w sync r2w (.wq2 rptr(wq2 rptr), .rptr(rptr),
 .wclk(wclk), .wrst n(wrst n));
 sync w2r sync w2r (.rq2 wptr(rq2 wptr), .wptr(wptr),
 .rclk(rclk), .rrst n(rrst n));
 fifomem #(DSIZE, ASIZE) fifomem
 (.rdata(rdata), .wdata(wdata),
 .waddr(waddr), .raddr(raddr),
 .wclken(winc), .wfull(wfull),
 .wclk(wclk));
 rptr empty #(ASIZE) rptr empty
 (.rempty(rempty),
 .raddr(raddr),
 .rptr(rptr), .rq2_wptr(rq2_wptr),
 .rinc(rinc), .rclk(rclk),
 .rrst_n(rrst_n));
 wptr full #(ASIZE) wptr full
 (.wfull(wfull), .waddr(waddr),
 .wptr(wptr), .wq2 rptr(wq2 rptr),
 .winc(winc), .wclk(wclk),
 .wrst n(wrst n));
endmodule
Top module:
module top #(parameter DSIZE = 8,
parameter ASIZE = 4)
(input wclk,rclk,wrst,rrst,rinc,winc,output [7:0]rdata,output
wfull, rempty, input [7:0] wdata);
```


wire [7:0] rdata1;

```
fifo #(DSIZE, ASIZE)
f1(rdata,wfull,rempty,rdata1,winc,wclk,wrst,rinc,rclk,rrst);
cdc_Q9 cdc(wclk,wrst,wdata,rdata1);
```


endmodule



The above figure for gray code counter used in memory and that can solve the problem of gray encoding for data array.



The above figure explains the conditions of full and empty memory of FIFO.



The above figure explains FIFO partitioning with synchronized pointer comparison.

Second: SGDC constraints:

```
clock -name wclk -edge {"0" "10"} -period 20 -domain wclk

clock -name rclk -edge {"0" "5"} -period 10 -domain rclk

reset -name wrst -value 0 -async

reset -name rrst -value 0 -async

input -name wdata -clock wclk

output -name rdata -clock rclk

cdc false path -from top.f1.fifomem.mem -to top.rdata -to type data -from type data
```

Third: results:

In beginning after solving unsynchronized crossing between pointers of memory using double flip-flop synchronizers as was shown in figure of FIFO partitioning.

There was an unsynchronized crossing for the read data controlled by a multiplexer which its selector signals found in the write data domain as in the next image.

```
    □ ■ → M Ac_unsync02 (1): Checks unsynchronized crossing for vector signals
    □ ■ → M Unsynchronized Crossing: destination primary output top.rdata[7:0], clocked by top.rclk, sourcetop.v

    □ I → M Unsynchronized Crossing: destination primary output top.rdata[7:0], clocked by top.rclk, sourcetop.v

    □ I → M Unsynchronized Crossing: destination primary output top.rdata[7:0], clocked by top.rclk, sourcetop.v

    □ I → M Unsynchronized Crossing: destination primary output top.rdata[7:0], clocked by top.rclk, sourcetop.v

    □ I → M Unsynchronized Crossing: destination primary output top.rdata[7:0], clocked by top.rclk, sourcetop.v

    □ I → M Unsynchronized Crossing: destination primary output top.rdata[7:0], clocked by top.rclk, sourcetop.v

    □ I → M Unsynchronized Crossing: destination primary output top.rdata[7:0], clocked by top.rclk, sourcetop.v

    □ I → M Unsynchronized Crossing: destination primary output top.rdata[7:0], clocked by top.rclk, sourcetop.v

    □ I → M Unsynchronized Crossing: destination primary output top.rdata[7:0], clocked by top.rclk, sourcetop.v

    □ I → M Unsynchronized Crossing: destination primary output top.rdata[7:0], clocked by top.rclk, sourcetop.v

    □ I → M Unsynchronized Crossing: destination primary output top.rdata[7:0], clocked by top.rclk, sourcetop.v

    □ I → M Unsynchronized Crossing: destination primary output top.rdata[7:0], clocked by top.rclk, sourcetop.v

    □ I → M Unsynchronized Crossing: destination primary output top.rdata[7:0], clocked by top.rclk, sourcetop.v

    □ I → M Unsynchronized Crossing: destination primary output top.rdata[7:0], clocked by top.rclk, sourcetop.v

    □ I → M Unsynchronized Crossing: destination primary output top.rdata[7:0], clocked by top.rclk, sourcetop.v

    □ I → M Unsynchronized Crossing: destination primary output top.rdata[7:0], clocked by top.rclk, sourcetop.v

    □ I → M Unsynchronized Crossing: destination primary output top.rdata[7:0], clocked by top.rclk, sourcetop.v

    □ I → M Unsynchronized
```

I solved that by the constraint of false path in the end of SGDC file.

Finally, the issues were all solved as in the next image.

```
Design Read (2)
cdc/cdc_verify (26)
  ⊕ D м Setup_port01 (2): Reports unconstrained ports summary for top design unit ⊕ D Ac_initstate01 (1): Reports initial state of the design
  ⊕ 🖩 ⊅ Ac_conv02 (2) : Checks combinational convergence of same-domain signals synchronized in the same
        destination domain
  由 ■♪ Ac_cdc01a (2): Checks data loss for multi-flop or sync cell or qualifier synchronized clock domain
  由 田 ♪ M Ac_sync02 (2): Checks synchronized crossing for vector signals
  由 ■1> Ar_syncdeassert01 (2): Reports if reset signal is synchronously deasserted or not deasserted at all
  ♠ ♠ Setup guasi static01 (1): Reports likely guasi-static candidates in the design

→ Clock_info01 (2): Reports likely clock signals

  由■♪ Reset_info01 (3): Reports likely asynchronous and synchronous preset and clear signals

→ ■ Propagate_Clocks (2): Propagates clocks and displays a portion of the clock-tree
```