
### Advanced SYCL tutorial

Introduction and recapitulation of previous episodes

Ronan Keryell (ronan.keryell@amd.com)


Fellow Software Development Engineer @ AMD Research & Advanced Development Khronos SYCL specification editor & ISO C++ committee member

2023/04/18 @ SYCLcon




- Add your own accelerator to this picture...
- ▶ Scale this from embedded system to data-center/HPC level...
- ▶ Need a programming model for the *full* system. . .
- ► Tim Mattson's law: no new language! ©






- ▶ Add your own accelerator to this picture...
- ▶ Scale this from embedded system to data-center/HPC level. . .
- ▶ Need a programming model for the *full* system. . .
- ► Tim Mattson's law: no new language! ©





- Add your own accelerator to this picture...
- ▶ Scale this from embedded system to data-center/HPC level. . .
- ▶ Need a programming model for the *full* system. . .
- ► Tim Mattson's law: no new language! ⊙





- Add your own accelerator to this picture...
- Scale this from embedded system to data-center/HPC level...
- ▶ Need a programming model for the *full* system. . .
- ► Tim Mattson's law: no new language! ③



### Remember C++?

### 2-line description by Bjarne Stroustrup

- ▶ Direct mapping to hardware
- ► Zero-overhead abstraction





### Modern Python/C/Modern C++/Old C++

```
Pvthon 3.11
  V = [1, 2, 3, 5, 7]
  print(v)
  https://godbolt.org/z/Kq9vc1jhY
► C99 (also usable in C++)
  #include <stdio.h>
  int a[] = \{ 1, 2, 3, 5, 7 \}:
  for (int i = 0:
        i < sizeof(a)/sizeof(a[0]):</pre>
       ++i)
    printf("%d", a[i]);
```

```
► C++23
  import std:
  std::vector v { 1, 2, 3, 5, 7 };
  std::println("{}", v);
► C++03
  #include <iostream>
  #include <vector>
  std::vector<int> v:
  v.push back(1);
  v.push back(2):
  v.push back(3);
  v.push back(5);
  v.push back(7):
  for (std::vector<int>::iterator i =
         v.begin(); i != v.end(); +>
    std::cout << *i << std::endl
```

## But... No heterogeneous computing in C++























SONY Tencent 腾讯






































































































































































































































### 3D for the Web

- Real-time apps and games in-browser
- Efficiently delivering runtime 3D assets








- Tracking and odometry
- Scene analysis/understanding
- Neural Network inferencing



- Machine Learning acceleration
- Embedded vision processing
- High Performance Computing (HPC)















### Real-time 2D/3D

- Virtual and Augmented Reality
- Cross-platform gaming and UI
  - CG Visual Effects
  - CAD and Product Design
  - Safety-critical displays





## SYCL 2020 from Khronos Group, published on 2021-02-09




▶ https://www.khronos.org/sycl



## K H RON OS

## SYCL ecosystem is growing



https://www.khronos.org/blog/sycl-2020-what-do-you-need-to-know



```
#include <iostream>
#include <svcl/svcl.hpp>
constexpr int n = 32:
int main () {
  sycl::buffer<int> buf { n };
  sycl::queue {}.submit([&](auto &h) {
      sycl::accessor a { buf, h, sycl::write_only, sycl::no_init };
      h. parallel for (n, [=](auto i) \{ a[i] = i; \});
  });
  for (sycl::host accessor a { buf }; auto e : a)
      std::cout << e << std::end;
```





```
Abstract storage
                                 ▶ Host or device (remote) memory
#include <iostream>
#include <svcl/svcl.hpp>
constexpr int n = 32:
int main () {
  sycl::buffer<int> buf n };
  sycl::queue {}.submit([&](auto &h) {
      sycl::accessor a { buf, h, sycl::write_only, sycl::no_init };
      h. parallel for (n, [=](auto i) \{ a[i] = i; \});
  });
  for (sycl::host accessor a { buf }; auto e : a)
      std::cout << e << std::end:
```





```
Abstract storage
                                    ▶ Host or device (remote) memory
#include <iostream>
                                                                 Code executed on device ("kernel")
#include <svcl/svcl.hpp>
                                                                   ▶ "Single-source"
constexpr int n = 32:
                                                                    Seamless integration in host code
                                                                    Type-safety
int main () {

    Asynchronous execution

  sycl::buffer<int> buf n };
  sycl::queue {}.submit([&](auto &h) {
       sycl::accessor a { buf, h, sycl::write_only, y(cl::no_init );
       h. parallel for (n, [=](auto i) \{ a[i] = i; \} \chi
  });
  for (sycl::host accessor a { buf }; auto e : a)
       std::cout << e << std::end:
```



4 0 1 4 10 1 4 10 1 4 10 1

```
Abstract storage

    Host or device (remote) memory

#include <iostream>
                                                                      Code executed on device ("kernel")
#include <svcl/svcl.hpp>
                                                                        ▶ "Single-source"
constexpr int n = 32:
                                                                         Seamless integration in host code
                                                                         Type-safety
int main () {
                                                                         Asynchronous execution
  sycl::buffer<int> buf ✓{ n }:
  sycl::queue {}.submit([&](auto &h) {
       sycl::accessor a { buf, h, sycl::write_only, ycl::no_init };
       h. parallel for (n, [=](auto i) \{ a[i] = i; \} \psi
  });
  for (sycl::host accessor a { buf } auto e : a)
                                                                 Accessor
       std::cout << e << std::end:

    Express access intention

                                                                   Implicit data flow graph
                                                                     Automatic data transfers across devices

    Overlap computation & communication
```

```
Опеце
                                            Abstract storage

    Direct work to specific accelerator

                                              ▶ Host or device (remote) memory

    Submission of a command group

     #include <iostream>
                                                                              Code executed on device ("kernel")
     #include <svcl/svcl.hpp>
                                                                                 ▶ "Single-source"
     constexpr int n = 32;
                                                                                   Seamless integration in host code
                                                                                  Type-safety
     int main ()
                                                                                  Asynchronous execution
        sycl: buffer < int > buf ✓ { n }:
        sycl: Aqueue {}. submit([&](auto &h) {
             sycl::accessor a { buf, h, sycl::write_only, sycl::no init };
             h. parallel for (n, [=](auto i) \{ a[i] = i; \} \psi
        });
        for (sycl::host accessor a { buf } auto e : a)
                                                                         Accessor
             std::cout << e << std::end:

    Express access intention

    Implicit data flow graph

                                                                              Automatic data transfers across devices

    Overlap computation & communication
```

@ Copyright 2023 Khronos

## SYCL 2020 with unified shared memory (USM)

```
// Using buffers and accessors
#include <iostream>
#include <svcl/svcl.hpp>
constexpr int n = 32:
int main () {
 sycl::buffer<int> buf { n };
 sycl::queue {}.submit([&](auto &h) {
  sycl::accessor a { buf, h, sycl::write only,
                     svcl::no init };
  h. parallel for (n, [=](auto i) \{ a[i] = i; \});
 });
 for (sycl::host accessor a { buf }: auto e :
  std::cout << e << std::endl:
```

```
Using USM only
#include <iostream>
#include <svcl/svcl.hpp>
constexpr int n = 32:
int main () {
 svcl::queue a:
 int * a = svcl::malloc shared < int > (n, q):
 q. parallel for(n, [=](auto i) \{ a[i] = i; \});
 a. wait():
 for (int i = 0: i < n: i++)
  std::cout << a[i] << std::endl:
 svcl::free(a, q);
```





### Matrix addition as implicit task graph programming

```
#include <svcl/svcl.hpp>
#include <iostream>
// Size of the matrices
constexpr size t n = 2000:
constexpr size t m = 3000:
int main() {
 // Create a queue to work on default device
 sycl::queue q:
 // Create some 2D buffers of float for our matrices
 svcl::buffer<double, 2> a({ n, m });
 sycl::buffer<double. 2> b({ n. m }//.
 sycl::buffer<double. 2> c({ n.m.}):
 // Launch a first asynchronous kernel to initialize
 g. submit ([&](auto& cgh)
   // The kernel write a, so get a write accessor on it
   sycl::accessor Al a, cgh, sycl::write only, sycl::no init };
   // Enqueue parallel kernel on a n*m 2D iteration space
   cgh.parallel for < class init a \sqrt{\{n, m\}}.
                      [=] (svc/::id<2> index) {
                        A[index] = index[0]*2 + index[1]:
 // Launch an asynchronous kernel to initialize b
 g.submit([&](auto& con) {
   // The kernel write b, so get a write accessor on it
   sycl::accessor B { b. cgh. sycl::write only. sycl::no init }:
   /* From the access pattern above, the SYCL runtime detect
      this command group is independent from the first one
     and can be scheduled independently */
```

```
// Enqueue a parallel kernel on a n*m 2D iteration space
  cgh.parallel_for < class init_b > ({ n, m },
                     [=] (svcl::id<2> index) {
                       B[index] = index[0] \cdot 2014 + index[1] \cdot 42;
});
// Launch an asynchronous kernel to compute matrix addition c = a + b
g.submit([&](auto& cgh) {
  # In the kernel a and b are read, but c is written
  sycl::accessedA { a. cgh. sycl::read only }:
  sycl::accessor B { b, cqh, sycl::read only }:
  svcl::accessor C { c, cgh, sycl::write_only, sycl::no_init };
  // From these accessors, the SYCL runtime will ensure that when
  // this kernel is run, the kernels computing a and b completed
  // Enqueue a parallel kernel on a nem 2D iteration space
  cgh.parallel for < class matrix add > ({ n. m }.
                                  [=] (svcl::id<2> index) {
                                   C[index] = A[index] + B[index]:
3):
/* Request an access to read c from the host-side. The SYCL runtime
   ensures that c s ready when the accessor is returned */
sycl::host_accessor ( c );
std::cout << std::endl << "Result:" << std::endl:
for (size t i = 0; i < n; i++)
  for (size t i = 0; i < m; i++)
    // Compare the result to the analytic value
    if (C[i][i] != i*(2 + 2014) + i*(1 + 42)) {
      std::cout << "Wrong value " << C[i][i] << " on element "
                << i << ' ' << j << std::endl;
      exit(-1):
std::cout << "Good computation!" << std::endl:
return 0:
```

4014711111111

### Asynchronous task graph model

Theoretical graph of an application described *implicitly* with kernel tasks using buffers through accessors



Possible schedule by SYCL runtime:

```
Display
init b init a matrix add
```

- Automatic overlap of kernels & communications
  - No need for complex events and gueue management
  - Even better when looping around in an application
  - Assume it will be translated into pure back-end event graph
  - Runtime uses as many threads & back-end gueues as necessary





### Other SYCL features

- $* \equiv In this tutorial$ 
  - ▶ In-order queue
  - Multi-devices
  - ▶ Atomic references
  - Reductions
  - ► Work-group and sub-group algorithms
  - ▶ Work-group local memory
  - Events
  - Properties
  - Aspects
  - Images

- ► Small vectors (sycl :: vec & sycl :: marray)
- Multi-pointers
- Kernel bundles
- Specialization constants
- Error handling
- Library functions
- Back-ends
- Interoperability
- **.**..





### 21 lines of heterogeneous serendipity on my desktop

https://github.com/triSYCL/sycl/blob/sycl/unified/next/sycl/test/vitis/disabled/inclusive\_devices.cpp

```
#include <iostream>
#include <svcl/svcl.hpp>
int main() {
  svcl::buffer<int> v { 10 }:
  auto run = [&] (auto device name, auto work) {
    sycl::queue { [&](sycl::device dev) {
      return (device_name == dev.template get_info < sycl :: info :: device :: name >()) - 1;
    } }.submit([&](auto& h) {
      auto a = sycl::accessor { v, h };
      h.parallel_for(a.size(), [=](int i) { work(i, a); });
  run("Intel(R) Xeon(R) CPU E5-2630 v4 @ 2.20GHz", [](auto i, auto a) { a[i] = i; });
  run("Quadro P400", [](auto i, auto a) { a[i] = 2 * a[i]; });
  run("Intel(R) FPGA Emulation Device", [](auto i, auto a) { --a[i]; });
  run("AMD Radeon VII", [](auto i, auto a) { a[i] = a[i] * a[i]; });
  run("xilinx u200 gen3x16 xdma base 1", [](auto i, auto a) { a[i] += + 3; });
  for (auto e : sycl::host accessor { v })
    std::cout << e << ". ":
  std::cout << std::endl:
```

\$DPCPP\_HOME/llvm/build/bin/clang++ -std=c++2b -fsycl -fsycl-targets=spir64\_x86\_64,nvptx64-nvidia-cuda,amdgcn-amd-amdhsa,fpga64\_hls\_hw,spir64\_fpga -Xsycl-target-backend=nvptx64-nvidia-cuda -offload-arch=sm\_61 inclusive\_devices.cpp -o inclusive\_devices.





## 21 lines of heterogeneous serendipity on my desktop

```
https://github.com/triSYCL/svcl/blob/svcl/unified/next/svcl/test/vitis/disabled/inclusive_devices.cpp
                                                                          No template or typename or class or... ©
                                                                         No extension or attribute or ©
#include <iostream>
                                                                        Generic & type-safe
#include <svcl/svcl.hpp>
int main() {
                                                                          No explicit data motion or boiler-plate code
  svcl::buffer<int> v { 10 }:
                                                                          Different accelerators/vendors in same
  auto run = [&] (auto device name, auto work) {
                                                                          program!
    sycl::queue { [&](sycl::device dev) {
       return (device_name == dev.template get_info < sycl :: info :: device :: name >()) - 1;
    } }.submit([&](auto& h) {
       auto a = svcl::accessor { v, h };
      h.parallel for(a.size(), [=](int i) { work(i, a); });
  run("Intel(R) Xeon(R) CPU E5-2630 v4 @ 2.20GHz", [](auto i, auto a) { a[i] = i; });
  run("Quadro P400", [](auto i, auto a) { a[i] = 2 * a[i]; });
  run("Intel(R) FPGA Emulation Device", [](auto i, auto a) { --a[i]; });
  run("AMD Radeon VII", [](auto i, auto a) { a[i] = a[i] * a[i]; });
  run("xilinx u200 gen3x16 xdma base 1". [](auto i. auto a) { a[i] += + 3: });
  for (auto e : sycl::host accessor { v })
    std::cout << e << ". ":
  std::cout << std::endl:
```

\$DPCPP\_HOME/llvm/build/bin/clang++ -std=c++2b -fsycl -fsycl-targets=spir64\_x86\_64,nvptx64-nvidia-cuda,amdgcn-amd-amdhsa,fpga64\_hls\_hw,spir64\_fpga -Xsycl-target-backend=nvptx64-nvidia-cuda -offload-arch=sm\_61 inclusive\_devices.cpp -o inclusive\_devices.cpp -o inclusive\_devices






## Inclusive heterogeneous computing with SYCL...

No transistors left behind!





## Some of the existing SYCL back-ends







### Use cases for SYCL interoperability with backend

- Porting existing code
  - Code already based on OpenCL/CUDA/OpenMP/HIP/... (or whatever backend)
  - Want to change just part of application to use SYCL
- Incorporating a backend module into a SYCL application
  - Application based on SYCL
  - Want to call some OpenCL/CUDA/OpenMP/HIP/... library (or whatever backend)
- ▶ Take advantage of backend-specific features
- Disadvantage: reduces portability!
  - Not all implementations may support your backend
- Unique feature of SYCL!

Aksel ALPAY, Thomas APPLENCOURT, Gordon BROWN, Ronan KERYELL and Gregory LUECK. "Using interoperability mode in SYCL 2020." In SYCLcon 2022: International Workshop on SYCL. Association for Computing Machinery, May 2022. doi:10.1145/3529538.3529997.

https://www.iwocl.org/wp-content/uploads/39-presentation-iwocl-syclcon-2022-aksel.pdf

https://www.youtube.com/watch?v=XIPhuesdqYE



## Type 1: SYCL object from backend object

"Higher-level XRT" for AMD FPGA in 43 lines with SYCL

```
svcl::kernel k
#include <cassert>
#include <svcl/svcl.hpp>
                                                                          { sycl::make kernel<sycl::backend::xrt>(xk, q.get context()) }:
#include <sycl/ext/xilinx/xrt.hpp>
#include <xrt.h>
                                                                        q.submit([&](sycl::handler& cgh) {
#include <xrt/xrt kernel.h>
                                                                          cgh.set args(sycl::accessor { a, cgh, sycl::read only },
constexpr int size = 4:
                                                                                       sycl::accessor { b, cgh, sycl::read only },
int main() {
                                                                                       sycl::accessor { c, cgh, sycl::write only,
  sycl::buffer<int> a { size };
                                                                                                        sycl::no_init },
  svcl::buffer<int> b { size };
                                                                                       size):
  sycl::buffer<int> c { size };
                                                                          cgh.single task(k);
                                                                        });
    sycl::host accessor a a { a }:
    svcl::host accessor a b { b };
                                                                          svcl::host accessor a a { a };
                                                                          sycl::host accessor a b { b };
    for (int i = 0; i < size; ++i) {
     a a[i] = i:
                                                                          sycl::host accessor a c { c }:
     a b[i] = i + 42;
                                                                          for (int i = 0; i < size; ++i) {
                                                                            int res = a a[i] + a b[i]:
                                                                            int val = a c[i]:
                                                                            assert(val == res):
  svcl::queue q:
  xrt::device xdev =
   svcl::get native < svcl::backend::xrt > (q.get device());
  xrt::kernel xk { xdev, xdev, load xclbin("vadd, hw emu, xclbin").
                   "vadd" }:
```

https://github.com/kervell/heterogeneous examples/blob/main/vector add/SYCL/vector add XRT interoperability.cpp

### Typical usage

 $\sim$ 

Adding SYCL functionality to an existing backend-specific application





## Type 2: backend object from SYCL object

```
void MyFunc(sycl::device dev) {
    #ifdef SYCL BACKEND OPENCL
      cl device id clDev = sycl::get_native < sycl::backend::opencl > (dev);
      char builtins[SIZE];
      size t sz;
      clGetDeviceInfo(clDev, CL DEVICE BUILT IN KERNELS, SIZE, builtins, &sz);
      /* Use OpenCL builtin kernel... */
    #else
      /* fallback if no OpenCL backend */
پن #endif
```

### Typical usage

Incorporate a backend-specific library into a SYCL application or take advantage of a backend-specific feature



### Type 3: schedule a backend-specific command

```
void MvFunc(sycl::gueue g, sycl::buffer<int> buf) {
#ifdef SYCL BACKEND OPENCL
  q.submit([&](svcl::handler &cqh) {
     sycl::accessor acc{buf, cgh};
    cgh.host task([=](sycl::interop handle &ih) {
      cl mem clMem = ih.get native mem < svcl::backend::opencl>(acc)[0]:
      /* use OpenCL APIs with clMem */
     });
#endif
```

### Typical usage

Incorporate a backend-specific library or feature into a SYCL task graph



### 3 main implementations

- ComputeCpp by Codeplay
- ▶ hipSYCL
- ► Clang/LLVM SYCL Intel oneAPI DPC++





## K H RON O S

### ComputeCpp by Codeplay

https://www.codeplay.com/products/computesuite/computecpp

- ► Codeplay is initiator & chair of SYCL Khronos working-group
  - First SYCL demo ever on AMD booth at SC 2014 on AMD GPU!
  - First SYCL 1.2.1 full-compliant implementation in July 2018
  - Started as a developer environment for gaming (Sony PS2 & PS3) in 2000's ©
  - Clang/LLVM outlining compiler generating SPIR(-V) and other back-ends
  - Runtime for OpenCL device, CPU and other back-ends (CUDA, Vulkan...)
- ► Free community edition + non-free for customer support
  - Provide several libraries & frameworks such as SYCL versions of Eigen & TensorFlow
- Acquired by Intel in 2022 but still works as independent company
- ▶ Implement compute & graphics stacks for customers (Renesas, Imagination...)
- ► Highly engaged in ISO C++, ADAS (MISRA & AUTOSAR C++), ML, safety critical standards...



# KHRONO'S

### hipSYCL

https://github.com/illuhad/hipSYCL

- Started by PhD student Aksel Alpay @ Heidelberg University Computing Centre (URZ), Germany → now full-time tech lead
  - Few full-time employees + around 10 developers part time
- ▶ First to demonstrate that SYCL is more general than OpenCL
- Different implementation modes on top of HIP and CUDA
  - Interoperable with CPU, AMD ROCm & Nvidia CUDA environments at the same time
  - Interoperable with AMD & Nvidia libraries ©
  - Can use directly AMD & Nvidia C++ intrinsics ⊕
    - Nvidia TensorCore, Nvidia ray-tracing, graphics interoperability...
- ► Can use Clang/LLVM CUDA/HIP or nvc++
- Can also target oneAPI Level Zero
- ▶ New SSCP (single-source single-compiler pass) flow
  - Parse code once to CPU and AMD+Intel+Nvidia GPU code for lower compilation time
  - Use LLVM IR as portable IR to JIT towards portable (SPIR-V, PTX) or native (AMD GPU)
    - Supplement lacking of portable IR on AMD GPU
- Good support for CPU too, as pure library or LLVM back-end





## Clang/LLVM SYCL oneAPI DPC++ by Intel

https://github.com/intel/llvm/tree/sycl

- ▶ Part of Intel oneAPI strategy 2018/12/12 https: //www.phoronix.com/scan.php?page=news\_item&px=Intel-oneAPI-Announcement
- ▶ Open-sourced in January 2019 with unifying goal: Clang/LLVM up-streaming! ©
- ▶ 2019/06/19 Direct programming: oneAPI contains a new direct programming language, Data Parallel C++ (DPC++), an open, cross-industry alternative to single architecture proprietary languages. DPC++ delivers parallel programming productivity and performance using a programming model familiar to developers. DPC++ is based on C++, incorporates SYCL [1.2.1] from The Khronos Group and includes language extensions developed in an open community process.

https://newsroom.intel.com/news/

- intels-one-api-project-delivers-unified-programming-model-across-diverse-arch

  Started as different language on top of SYCL 1.2.1 but since SYCL 2020 DPC++ is
- just 1 SYCL 2020 implementation + set of SYCL extensions
- ▶ Based on open-source SPIR-V LLVM translator
- ► Target CPU, GPU & Intel FPGA
- Runtime for OpenCL, Level Zero, CUDA, HIP



## S O N

### Developing a SYCL ecosystem

- A programming language is nothing without an ecosystem ©
- Codeplay started open-source libraries around 2015
  - SYCL-BLAS
  - SYCL-DNN (base of SYCL TensorFlow)
  - SYCL ParallelSTL (C++17 STL with SYCL parallel policies)
- Intel started oneAPI in 2018, similar to Nvidia CUDA ecosystem
- In 2022 oneAPI is independent from Intel with its own board committee (currently chaired by Rod Burns, Codeplay)
  - https://github.com/oneapi-src/oneAPI-tab



### oneAPI ecosystem

https://www.oneapi.io/spec

- ▶ DPC++: SYCL is oneAPI's core language for programming accelerators and multiprocessors with some SYCL extensions. Allows developers to reuse code across hardware targets (CPUs and accelerators such as GPUs and FPGAs) and to tune for a specific architecture
- oneDPL: companion to the DPC++ Compiler for programming oneAPI devices with APIs from C++ standard library, Parallel STL, and extensions
- oneDNN: high-performance implementations of primitives for deep learning frameworks
- oneCCL: communication primitives for scaling deep learning frameworks across multiple devices
- Level Zero: system interface for oneAPI languages and libraries
- oneDAL: algorithms for accelerated data science
- oneTBB: library for adding thread-based parallelism to complex applications on multiprocessors
- oneVPL: algorithms for accelerated video processing
- oneMKL: high-performance math routines for science, engineering, and financial applications

Most of these libraries can redirect to native back-end libraries and work with different SYCL implementations 4 □ → 4 □ → 4 □ → 4 □ → 3 □



## K H R O S

### Simplify porting code from CUDA

- ► SYCL (2020) is higher-level than CUDA (2007) to ease programmer life ⊕
  - Buffers for abstract storage, accessors to express dependencies, exceptions instead of error codes...
- ▶ But when porting old CUDA code: dealing with raw device pointers, explicit kernel launches without any dependencies... ②
- ➤ SYCL 2020 also added lower level API
  - USM to allocate memory and use pointers, ordered queue to fit CUDA default stream
- ReSYCLator Eclipse plugin from Cedevelop 2018
- SYCLomatic from oneAPI
  - https://www.intel.com/content/www/us/en/developer/articles/technical/ syclomatic-new-cuda-to-sycl-code-migration-tool.html
  - Open-source Clang-based source-to-source migration tool (similar to HIPify from CUDA to HIP)
  - YAML syntax to express easily new transformations



### SYCL extensions

- SYCL ≡ standard for generic heterogeneous programming
- Extensions to use specific hardware features
- Extensions allows also to experiment new features for future SYCL version
  - Similar to ISO C++ TS (Technical Specifications)
     https://en.cppreference.com/w/cpp/experimental
  - Get feedback from implementers and users ©
  - Can become part of the standard if SYCL members agree
- Some of the existing extensions
  - Codeplay ComputeCpp https://developer.codeplay.com/products/computecpp/ce/ 2.11.0/guides/computecpp-extensions https://github.com/codeplaysoftware/standards-proposals
  - oneAPI DPC++ (FPGA, AMX...) https://github.com/intel/llvm/tree/sycl/sycl/doc/extensions
  - hipSYCL https://github.com/illuhad/hipSYCL/blob/develop/doc/extensions.md
  - Samsung PiM extensions
  - AMD extensions (FPGA, AIE, C++23)
  - Celerity https://celerity.github.io
  - ...



## K H RON OS

## SYCL SC for Safety Critical Systems is coming

- Huge demand for embedded acceleration @ low power: automotive, avionics...
- ► Car: 100+ CPU and accelerators from various vendors
  - World-wide politics can prevent exporting some semiconductors to some countries
  - Need software agility and portability
  - Liaison group between Khronos & AUTOSAR
- ► March 22, 2022: Khronos launched SYCL Safety-Critical Exploratory Forum https://www.khronos.org/syclsc
- ► Targeting possibly RTCA DO-178C Level A / EASA ED-12C (avionics), ISO 26262/21448 (automotive), IEC 61508 (industrial), and IEC 62304 (Medical)
- Actively participating members: AirBus, AMD, ARM, BSC, Codeplay [Intel], CoreAVI, Intellias, Mercedes-Benz, Mobileye [Intel], Nvidia, Qualcomm, VolksWagen
- First envisioned back-end: Vulkan SC, to ease certification of lower runtime
- ▶ SYCL SC started as a working group on 2023/03/27



## HRONO ST

### Conclusion

- ▶ SYCL is *the* inclusive standard for accelerated computing
  - A dozen of implementations with back-ends & interoperability with other ecosystems (Vulkan, OpenCL, OpenMP, TBB, proprietary: CUDA, HIP, Level 0...)
- Open-source + open standards
  - No user locked-in!
  - Benefit from collaboration for better code quality
  - Still not happy? Do it the standard way! Participate to the standards and to open-source implementations to have a real impact!
- ▶ Pure single-source C++ domain-specific language to complement ISO C++
  - Run on CPU with normal compiler for emulation and debug
- SYCL for Safety Critical Systems: think beyond usual HPC context for bigger and more heterogeneous markets

Now, let's dive into the tutorial matter...



ypical modern/future system temember C++? flodern Python/C/Modern C++/Old C++ YCL 2020 from Khronos Group, published on 2021-02-09 YCL ecosystem is growing YCL 2020 = heterogeneous simplicity with modern C++ YCL 2020 with unified shared memory (USM) flatrix addition as implicit task graph programming synchronous task graph model ther SYCL features  1 lines of heterogeneous serendipity on my desktop	2 3 4 5 6 7 11 12 13 14 15 16 17 18 19 20 21 22	21 lines of interorgeneous computing with SYCL Some of the existing SYCL back-ends Use cases for SYCL interoperability with backend Type 1: SYCL object from backend object Type 2: backend object from SYCL object Type 3: oschedule a backend-specific command 3 main implementations ComputeCpp by Codeplay hipSYCL Clang/LLVM SYCL oneAPI DPC++ by Intel Developing a SYCL ecosystem oneAPI ecosystem Simplify porting code from CUDA SYCL extensions SYCL SC for Safety Critical Systems is coming Conclusion  You are here!	
i ilies of fictorogeneous screndipity off filly desktop	22	Tou are riere :	*



