




- Basic units of a Computer:




- Von Neumann's Architecture




- Harvard Architecture



Super Harvard Architecture



Memory Hierarchy





Registers

- Address
- Data
- Instruction
- Program Counter
- Accumulator
- Temporary
- Input / Output

• System Buses

- Address
- Data
- Control




: Read

- ① Address Bus holds the Addr. of mem loc. to read for. ($Up \rightarrow M$)
- ② Control Bus gives read signal.
- ③ then that data is brought by ($Up \leftrightarrow M$) DB to Up.

: Write

⇒ Just a diff. is CB gives write signal.

• Address Bus (unidirectional $\text{Up} \rightarrow M$)



\Rightarrow 1 mem. location 1B data.

$$\text{So, total memory} = 2^n \text{ B}$$

for eg: $A_B = 16$ bit for 8085 μp

$$\therefore \text{locations} = 2^{16}$$

$$\text{Total memory} = 2^{16} \text{ B}$$

Addr. Range

$\Rightarrow 0000 \text{ H} \quad \text{FFFF H}$

16 bit


$$\begin{aligned} & 2^{10} \times 2^6 \text{ B} \\ & 2^6 \text{ KB} \\ & \downarrow \\ & \underline{64 \text{ KB}} \end{aligned}$$

◦ Data bus (Bidirectional)


⇒ Read



⇒ Write



e.g.: 8085 (8 bit data bus)



→ 1 person = 1 bit

8 bit data : 12 H


Range : 0, 0H

FF H

0001 0010

can be carried
by DB at a time.

but incase data :



• Control Bus

$M_p \longrightarrow$ Memory / I/O



I_o / \bar{M} {
 → 1 (I/O)
 → 0 (M)

\overline{RD} {
 → 1 (Write)
 → 0 (Read)

\overline{WR} {
 → 0 (Write)
 → 1 (Read)

	I_o / \bar{M}	\overline{RD}	\overline{WR}
MR	0	0	1
MW	0	1	0
IOR	1	0	1
IOW	1	1	0


◦ Common Bus System



Bus Arbitration


→ multiple Requests at the same time . without any malfunction .

→ Daisy chaining




BG : Bus Grant signal has a serial propagation .


Eg: lost purse



→ Polling (can change Priority)



- Independent Request / device method.



(priority Based)

- Types of CPU organizations

- Single AC organization
- General Register organization
- Stack organization.

① Single AC

- AC Register used for processing + storing Results Instructions
- 1st operand is always in AC.
eg: ADD B i.e. AC + B
- Result is stored in AC
 $AC \leftarrow AC + B$

General Register

- Use multiple General Purpose Registers
- 2 or 3 addr. Instructions.
(eg:- ADD R1, A, B)

$$R1 \leftarrow A + B$$
- Size increases (IR, DB)

Size of
Instruction



no. of
Instructions.

eg :- A + B



3addr : ADD R1, A, B

2addr : mov R1, A
ADD R1, B


◦ Stack organization

- Stack structure
- LIFO / FILO
- SP : stack pointer holds the address of top of stack.
- Operations
 - PUSH : Insert on TOS
 - POP : Remove the TOS
- Types
 - Register stack
 - memory stack.

RS



o Addressing Modes



⇒ Ways in which one operand is specified.

Types:

① Immediate AM

- direct data is placed
- Constants. very fast
- No memory Refer required.

Eg: ADD 5H
MOV 50H

Eg: in 8085

MVI D 50H } 2 Byte

LXI D 5000H } 3 Byte

② Register AM

→ operand is placed in



Eg: MOV R1, R2
LOAD R1

• Register Indirect Mod

→ Register holds the address of operand where its located in memory

Instruction.

R1
addr



eg:- MOV R0,[R1]

LOAD [R1]

ADD R1, [R2]

• Auto Increment | Decrement AM .

→ LOAD [R1]+
 $AC \leftarrow M[R1]$


Just mentioned starting address.

eg: ADD R1, [R2]+

$$\begin{aligned} R1 &\leftarrow R1 + M[R2] \\ R2 &\leftarrow R2 + i \end{aligned} \quad \left. \right\}$$

Direct Addressing Model

Instruction:



→ Not fixed / constant

→ for variables.

eg: ADD 1000H


$AC \leftarrow AC + M(1000H)$

LOAD 1500H

$AC \leftarrow M(1500H)$

Indirect Addressing Model

Instruction




→ 2 memory access

eg: ADD X


$AC \leftarrow AC + [X]$

→ Used in Pointers . eg: $*x = 81y$



Relative AM

$$\hookrightarrow EA = PC + \text{Addr. in Inst. (offset)}$$




\Rightarrow Used in Jump / branch cases



Base Register AM


$$EA = BR + \frac{\text{Offset}}{\text{content}} / \text{Displacement}$$



\rightarrow Program Relocation

◦ Indexed AM

$EA = \text{Index Reg. content} + \text{offset}$.
→ Used in array cases.



◦ Implied AM

→ operands are implicitly defined.

→ पर्ति एवं हिस् पहले के.

→ zero addr. Instructions


eg: stack operations

PUSH] on TOS

POP] of stack

Already know that.

Booth's Algorithm



(5 × 2)			
$\begin{array}{c} A \\ \textcircled{0} \textcircled{0} \textcircled{0} \textcircled{0} \\ \downarrow \downarrow \downarrow \downarrow \\ \textcircled{0} \textcircled{0} \textcircled{0} \textcircled{0} \\ + \textcircled{1} \textcircled{0} \textcircled{1} \textcircled{1} \\ \hline \textcircled{1} \textcircled{0} \textcircled{1} \textcircled{1} \\ \downarrow \downarrow \downarrow \downarrow \\ \textcircled{1} \textcircled{1} \textcircled{0} \textcircled{1} \\ + \textcircled{0} \textcircled{1} \textcircled{0} \textcircled{1} \\ \hline \textcircled{0} \textcircled{0} \textcircled{1} \textcircled{0} \end{array}$	$\begin{array}{c} Q \\ \textcircled{0} \textcircled{0} \textcircled{1} \textcircled{0} \\ \downarrow \downarrow \downarrow \downarrow \\ \textcircled{0} \textcircled{0} \textcircled{0} \textcircled{1} \\ + \textcircled{0} \textcircled{0} \textcircled{0} \textcircled{1} \\ \hline \textcircled{0} \textcircled{0} \textcircled{1} \textcircled{0} \end{array}$	$\begin{array}{c} Q_{-1} \\ \textcircled{0} \\ \downarrow \\ \textcircled{0} \end{array}$	$\begin{array}{c} M \\ \textcircled{0} \textcircled{1} \textcircled{0} \textcircled{1} \\ \hline \textcircled{0} \textcircled{1} \textcircled{0} \textcircled{1} \end{array}$
$Q_0, Q_{-1} = 00$			
$Q_0, Q_{-1} = 10$ $(A \leftarrow A - M)$			
$Q_0, Q_{-1} = 01$ $(A \leftarrow A + (-M))$			

(A)

(Q)

(Q₋₁)

(M)

$$\begin{array}{r} 0010 \\ \times 1000 \\ \hline 0000 \\ 0001 \\ 0000 \\ \hline 1010 \\ \hline \end{array}$$

$\frac{1}{0}$

$$\begin{array}{r} 0101 \\ \times 0101 \\ \hline 0101 \\ \hline \end{array} \Rightarrow Q_0 Q_{-1} = 00$$

$\underline{\underline{10}}$

• Array Multiply

$$\begin{array}{r} A_1 \\ B_1 \\ \hline A_1 B_0 \end{array} \quad \begin{array}{r} A_0 \\ B_0 \\ \hline A_0 B_0 \end{array} \quad \left. \begin{array}{l} \\ \\ \end{array} \right\} \text{2 bit number}$$

$$\begin{array}{cccc} A_1 B_1 & A_0 B_1 & & \\ \downarrow & \downarrow & & \downarrow \\ R_3 & R_2 & R_1 & R_0 \end{array}$$

$$A = 10 \text{ (2)}$$

$$B = 11 \text{ (3)}$$


$$\begin{array}{r} 1 & 1 \\ & 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 1 & 0 \\ \downarrow & \downarrow & \\ 4 & + & 2 \\ \hline 6 \end{array}$$

eg: $A = 1010$ (10)
 $B = 0101$ (5)


$$\Rightarrow \begin{array}{r} 1010 \\ 0101 \\ \hline 11010 \\ 0000 | \\ 1010 | \\ \hline 0000 | \\ 1100 | \\ 0000 | \\ 10 | \\ 00 + 10 \\ 32 + 16 + 2 \Rightarrow 50 \end{array}$$

Division Operation

\Rightarrow Restoring Division Algorithm



Continue .



eg:- M (divisor) = 5 (0101)
 Q (Dividend) = 10 (1010)
 $(-M)$
 1011.

for N=4

$$\begin{array}{r}
 \text{A} \\
 \hline
 0000 \\
 + 1011 \\
 \hline
 \underline{\underline{1100}}
 \end{array}
 \quad
 \begin{array}{r}
 \text{Q} \\
 \hline
 1010 \\
 - 010 \\
 \hline
 x
 \end{array}$$

so, $\text{MSB}(A) = 1$ then $x = 0$
 & Restore A.

$$\begin{array}{r}
 \text{A} \\
 \hline
 0001 \\
 + 0100 \\
 \hline
 \underline{\underline{1100}}
 \end{array}$$

for N=3

$$\begin{array}{r}
 \text{A} \\
 \hline
 0001 \\
 + 1011 \\
 \hline
 \underline{\underline{1101}}
 \end{array}
 \quad
 \begin{array}{r}
 \text{Q} \\
 \hline
 0100 \\
 - 100 \\
 \hline
 x
 \end{array}$$

$\text{MSB}(A) = 1$ then $x = 0$ & Restore A.

$$\begin{array}{r}
 \text{A} \\
 \hline
 0010 \\
 + 1000 \\
 \hline
 \underline{\underline{1000}}
 \end{array}
 \quad
 \begin{array}{r}
 \text{Q} \\
 \hline
 1000
 \end{array}$$

for N=2

$$\begin{array}{r}
 \text{A} \\
 \hline
 0\ 0\ 1\ 0 \\
 + 1\ 0\ 1\ 0\ 1 \\
 \hline
 0\ 0\ 0\ 0
 \end{array}
 \quad
 \begin{array}{r}
 \text{Q} \\
 \hline
 1\ 0\ 0\ 0 \\
 + 0\ 0\ 0\ 0 \\
 \hline
 0\ 0\ 0\ 0
 \end{array}$$

$$\text{MSB(A)} = 0 \quad \therefore Q_0 = 1$$

$$\begin{array}{r}
 \text{A} \\
 \hline
 0\ 0\ 0\ 0
 \end{array}
 \quad
 \begin{array}{r}
 \text{Q} \\
 \hline
 0\ 0\ 0\ 1
 \end{array}$$

for N=1


$$\begin{array}{r}
 \text{A} \\
 \hline
 0\ 0\ 0\ 0 \\
 + 1\ 0\ 1\ 1 \\
 \hline
 1\ 0\ 1\ 1
 \end{array}
 \quad
 \begin{array}{r}
 \text{Q} \\
 \hline
 0\ 0\ 0\ 1 \\
 + 0\ 0\ 1\ 0 \\
 \hline
 0\ 0\ 1\ 0
 \end{array}$$

$\text{MSB(A)} = 1 \quad \text{if } Q_0 = 0$

for N=0

(0) Remainder (2) Quotient

Non-Restoring Division Algorithm



$$\text{eg: - } Q(\text{Divident}) = 3 \quad (11)$$

$$M(\text{Divisor}) = 2 \quad (10)$$

$$\begin{array}{r} (-M) \\ \hline 10 \end{array}$$

for $N=2$

\Rightarrow

$$\begin{array}{c} A \\ \hline \underline{\underline{00}} \end{array} \qquad \begin{array}{c} Q \\ \hline 11 \end{array}$$

$$\text{MSB}(A) = 0$$

$$\text{so, } \text{SLA } Q \\ \& A = A - M$$

$$\begin{array}{r} A \\ \hline \underline{\underline{00}} \end{array} \qquad \begin{array}{c} Q \\ \hline 11 \\ 1x \\ \downarrow \quad \downarrow \\ 10 \end{array}$$

$$\begin{array}{r} 01 \\ + 10 \\ \hline 11 \end{array}$$

$\text{MSB}(A) = 1$ so

for $N=1$

$$\begin{array}{c} A \\ \hline 11 \\ \hline 11 \\ + 10 \\ \hline 01 \\ \hline \end{array} \qquad \begin{array}{c} Q \\ \hline 10 \\ 0x \\ \downarrow \quad \downarrow \\ 01 \end{array}$$

$$\text{MSB}(A) = 0$$


for $N=0$

Remainder

$$\begin{array}{r} 1 \\ 2) 3 \\ \hline 2 \\ \hline 1 \end{array}$$

Quotient

- Instruction format



(3 Address Instruction)

S0/Destination	Source②
----------------	---------

(2 Address Instruction)

Destination / Source

(1 Address Instruction)

Mode	Opcode
------	--------

(0 Address Instruction)

$$\text{Eg: } Z = (X + Y) \times (A + B)$$

3 AI

Add R1, X, Y
Add R2, A, B
Mul Z, R1, R2



2 AI

MOV R1, X
Add R1, Y
MOV R2, A
Add R2, B
Mul R1, R2
MOV Z, R1



1 AI

LD X
Add Y
STR P
LDA
Add B
Mul P
STR Z



0 AI

PUSH X
PUSH Y
Add
PUSH A
PUSH B
Add
Mul
POP Z



⇒ Types of Instructions

- Data Transfer
- Arithmetic
- Logical
- Shift
- Control

⇒ Data Transfer :

- MOV
- LOAD (LDR)
- STORE (STR)
- INPUT (IN)
- OUTPUT (OUT)
- PUSH
- POP
- EXCHANGE (XCHG)

⇒ Arithmetic Instructions

- ADD
- SUB
- MUL
- DIV
- ADC
- SBB
- INC
- DEC

⇒ Logical Instructions

- AND
- OR
- NOT
- CLR
- XOR
- CLRC
- STC
- CMC
- TEST
- CMP

⇒ SHIFT Instructions

- SHL
- SHR
- ROL
- ROR
- SAL
- SAR
- RCL
- RCR



⇒ Control Instructions

- NOP
- HLT
- EI
- DI
- SIM
- RIM
- JMP
- BR
- SLP
- CALL
- RET
- BNZ

Machine
Control


Program
Control

Control Unit



Types



- Hardwired (Gates, fFs, decoders)
- Micro-Programmed (micro-instructions)



CISC Vs RISC

- Complex ISC → Reduced ISC
- Large Instruction Set → Limited Number of Instructions
- No. of Registers is very small → Large number of Registers are Required.
- S/w complexity ↓ Processor Architecture Complexity (↑) → S/w is complex Processor Architecture is simple
- Pipelining is Difficult → Pipelining is Easy
- Many Addressing Modes → Few Addressing Modes
- Instructions take more than 1 CLK. → A Instruction execute in 1 CLK.
- Powerful → Relatively less powerful
- Costly → Sasta hai.
- Microprogrammed CU → Hardwired CU

Memory



→ 2-Level Memory Organization

M1 Level 1


M2 Level 2

$$AT(L1) < AT(L2)$$

Cache MM

$$size(L1) < size(L2)$$


Independent



"Parallel"

$$AT_{avg} = (H_1)(AT_1) + (1-H_1)(AT_2)$$


Hierarchical




"Not Parallel"

$$AT_{avg} = (H_1)(AT_1) + (1-H_1)(AT_1 + AT_2)$$

→ 3-Level memory Organization




$$T_{avg} = (H_1)(T_1) + (1-H_1)(H_2)(T_2) + (1-H_1)(1-H_2)(T_3)$$




$$T_{avg} = H_1 T_1 + (1-H_1) H_2 (T_1 + T_2) + (1-H_1)(1-H_2)(T_1 + T_2 + T_3)$$

Cache memory




- Locality of Reference (P) can access same MMB again & again
 - Temporal Locality (Time)
 - Spatial Locality (Space)

(S L) [Close Proximity]




(T L)




LRU


Basic Terms



Lines
(Cache memory)



Blocks
(MM)



Pages
(SM)

Size of
(Line) = (Block) = (Page)

2^{10}	2^{20}	2^{30}	2^{40}	
\downarrow	\downarrow	\downarrow	\downarrow	
Kilo	Mega	Giga	Tera	
\downarrow	\downarrow	\downarrow	\downarrow	
10^3	10^6	10^9	10^{12}	10^{15} (Peta)

n bit $\rightarrow 2^n$ location

1 bit $\rightarrow \begin{cases} 1 \\ 0 \end{cases}$ } 2 location

1 Byte 1 Location

2 bit $\rightarrow \begin{cases} 00 \\ 01 \\ 10 \\ 11 \end{cases}$ } 4 location

So, 2^n Bytes

3 bit $\rightarrow \begin{cases} 000 \\ 001 \\ 010 \\ 011 \\ 100 \\ 101 \\ 110 \\ 111 \end{cases}$ } 8 location

DRAM


- Dynamic
- Slower
- Use of Capacitor
- Sasta hai
- Refresh required
- Low Power Consumption
- size: larger
- Main memory

VS

SRAM

- static
- faster
- Use of Flip Flop
- Mehnga hai
- No need of Refresh
- High Power consumption
- size: smaller.
- Cache memory

• Cache Mapping



① Direct Mapping (a block has only 1 line in cache)



L₀ → B_{0,2,4,6}
 L₁ → B_{1,3,5,7}

No. of Blocks

$$\hookrightarrow \frac{32}{4} = 8 \text{ Blocks}$$


No. of Lines

$$\hookrightarrow \frac{8}{4} = 2 \text{ Lines}$$

Block size = Line size = 4 words


B ₀	0 1 2 3
B ₁	4 5 6 7
B ₂	8 9 10 11
B ₃	12 13 14 15
B ₄	16 17 18 19
B ₅	20 21 22 23
B ₆	24 25 26 27
B ₇	28 29 30 31

(32 words)



Cache Line = (MM Block) Modulo (No. of lines in cache)


② Associative Mapping (Any Block can map to any Line)



0	0 1 2 3
1	4 5 6 7
2	8 9 10 11
3	12 13 14 15
4	16 17 18 19
5	20 21 22 23
6	24 25 26 27
7	28 29 30 31

(32 words)

Physical Addr



(B2)	0 1 0	8 9 10 11
(B4)	1 0 0	16 17 18 19

Tag
(3 bits)

Block offset
(2 bits)

Total 8 blocks

③

0	1	0	1	1
---	---	---	---	---

B2

3rd

word

(✓) cache hit

1	0	1	0	0
---	---	---	---	---

B5

8th word


(✗)

Cache Miss

* More Compressions

Required (Total \rightarrow lines)

③ Set Associative Mapping (Block is mapped to a set)



0	0	1	2	3
1	4	5	6	7
2	8	9	10	11
3	12	13	14	15
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				

(64 words)

$$0 \bmod 2 = 0$$

$$1 \bmod 2 = 1$$

$$2 \bmod 2 = 0$$

$$3 \bmod 2 = 1$$

$$4 \bmod 2 = 0$$

↑

↑


↑

$$15 \bmod 2 = 1$$

↑
Set No.



Physical Addr. (6 bits)

$$64 = 2^6$$



Set 0	<u>000</u>	0	1	2	3
	<u>001</u>	8	9	10	11
Set 1	<u>000</u>	4	5	6	7
	<u>001</u>	12	13	14	15



Tag set no.



(Cache hit)

(Cache Miss)



Direct



①


Comparators

Associative



N

Comparators



2

Comparators


2 way set.A

k way set.A

k

Cache Replacement

(Reduce Miss)
(Increase Hit)




- Used for Associative & set Associative
- FIFO
- LRU (Least Recently Used)
- MRU (Most Recently Used).

① FIFO: First In First Out.

Eg: • 4 way set associative
• 12 cache blocks

• No. sets = $\frac{12}{4} = 3$.



S0	0, 6, 3, 9
S1	7, 10, 16, 19
S2	11, 14, 17, 20

(Bno.) mod (no. of set).

Reg: 0, 6, 7, 3,

9, 10, (7),
Hits

11, 14, 17,
20, 16, 19,

(20)
Hit, 5, 8, 13

5 mod 3

FIFO

S2

7, 14, 17, 20

13 mod 3

S1

7, 10, 16, 19

↓

10, 16, 19, 13

8 mod 3

S2

14, 17, 20, 5

↓

17, 20, 5, 8

② LRU (Least Recently Used)

- Eg:-
- 4 way set associative
 - 12 cache blocks
 - No. of sets = $\frac{12}{4} = 3$

S0	<table border="1"> <tr><td>0, 6, 3, 9</td></tr> </table>	0, 6, 3, 9
0, 6, 3, 9		
S1	<table border="1"> <tr><td>7, 10, 16, 19, 7</td></tr> </table>	7, 10, 16, 19, 7
7, 10, 16, 19, 7		
S2	<table border="1"> <tr><td>11, 14, 17, 20, 11</td></tr> </table>	11, 14, 17, 20, 11
11, 14, 17, 20, 11		

Reg:- 0, 6, 7, 3, 9, 10, 7,
11, 14, 17, 20, 16, 19,
20, 11, 5, 8, 13

$$5 \bmod 3$$

↓
S2

14 is LRU

↓

17, 20, 11, 5

$$8 \bmod 3$$

↓
S2

17 is LRU

↓

20, 11, 5, 8

$$13 \bmod 3$$

↓
S1

10 is LRU

↓

16, 19, 7, 13

③ In MRU

$$5 \bmod 3$$

↓
S2

11 is MRU

14, 17, 20, 5

$$8 \bmod 3$$

↓
S2

5 is MRU


14, 17, 20, 8

$$13 \bmod 3$$


↓
S1

7 is MRU

10, 16, 19, 13




Cache Coherence Problem



Solutions:

- WU - WT
- WU - WB
- WI - WT
- WI - WB

U I T B
 ↓ ↓ ↓ ↓
Update Invalidate Through Back



WO, $x = 11$

\downarrow (P1) → update on all

WT, $x = 11$

\downarrow (P1) → Update on mm as well.


WB, $x = \underbrace{11 \ 12 \ 13 \ 14 \ 15}_{\text{(P1) after a OP / job completes}}$

update it on MM as well


WI, $x = 11 \ 12$

\downarrow (P1) → Propagate message that $x = 12$ is Invalid value.

Input / Output (peripheral devices)




But → I/O devices cannot be directly connected to MP/CPU.



So, Interface is Required

↓
Transfer of info / data / signal
b/w internals & I/O.



→ Synchronization of operating speed
of CPU w.r.t I/O devices.

• Interrupt

(watching this video & you
get a call in between)

→ S/w : Instruction / ^{System} call /
exception / error

e.g.: - fork()



&
Value error / divide by zero.

→ H/w : Outside / external
IRL (Interrupt Req. Line).

→ Maskable

→ Vectored

↳ ISR has fixed addr.



Memory Mapped I/O

→ Instruction:

LDA, STA

(Same as memory type
instructions for IO).

→ IOAccessed like any
other memory location

→ Memory Read &
Memory write

→ Any Register can
communicate with
IOdevices

→ $IO/M = 0$

→ Simple

→ 8085 Mp

IO Mapped IO

→ Instructions:
IN, OUT

(Specific/different
for I/O)

→ IO cannot be
accessed as memory
location.

→ IO read &
IO write.



→ Only & only
Accumulator.

→ $IO/M = 1$

→ Complex

→ 8255 Mp

• Direct Memory Access (DMA)




Modes:

→ Burst (High speed devices)
 ↳ whole I/O transfer is completed the given back control to CPU.

→ Cycle stealing (steal cycle)
 i.e. while Instruction execution CPU will have ALU so No need of Buses.
 Also Decode phase.

Pipelining






<u>P₁</u>	E	C	P
<u>P₂</u>	x	x	x E
<u>P₃</u>	x	x	x x E C P


<u>P₁</u>	E	C	P
<u>P₂</u>	x	E	C P
<u>P₃</u>	x	x E C P	

* Simultaneous / overlapping of Instructions.


◦ Instruction



◦ Multi processing



Space time diagram



Time →
(cc)

$$4 \times 5 = 20 \text{ clock cycles}$$

⇒ Every stage can have

Same delay different delay

$$\Rightarrow 50\text{ns}, 50\text{ns}, 50\text{ns}, 50\text{ns} \Rightarrow 100\text{ns}, 50\text{ns}, 150\text{ns}, 50\text{ns}.$$

Take the

max time.
(150 ns)

e.g.: - 10 Instructions

$$\underbrace{1 \times 4 \times 150}_{1^{\text{st}} \text{ Instruction}} + \underbrace{9 \times 150}_{\text{Remaining 9 I.}}$$

$$\Rightarrow 600 + 1350$$

$$\Rightarrow \underline{1950 \text{ ns}}$$

Problems in Pipelining (cycle/Instr. = 1)

① Data Related

- Read after write
- Write after Read
- Write after Write

RAW

$$I_1: R_1 \leftarrow R_2 + R_3$$

$$I_2: R_5 \leftarrow R_1 + R_5$$

F	D	O	E	W
F	D	O	E	W

R → W

WAR

$$R_1 \leftarrow R_2 + R_3$$

$$R_3 \leftarrow R_4 + R_5$$

(Rare) ↑
problem
W → R

WAW

$$R_3 \leftarrow R_1 + R_2$$

$$R_3 \leftarrow R_4 + R_5$$

parallel
Execution
Cases

(Shared data)
"R3"

② Structure Related



- Multiple 'I' require common
same Resources.
- Resources ↓ Instructions ↑

I₁ ⇒ IF D OF E W

I₂ ⇒ × IF D OF E W

I₃ ⇒ > > (IF) D OF E W

Control Related (Branch hazards)



$I_0 \rightarrow \text{ADD } R1, R2$

$I_1 \rightarrow \text{JMP } 300$

$I_2 \rightarrow \text{ADD } R3, R4$

X
flush/
stall.