

1. Flash Content Arrangement

Address	Description
0x0000	Firmware length high byte
0x0001	Firmware length low byte
0x0002	Checksum high byte
0x0003	Checksum low byte
0x0004	Ram version high byte
0x0005	Ram version low byte
0x0006	VID high byte
0x0007	VID low byte
0x0008	PID high byte
0x0009	PID low byte
0x000A	Firmware Flag1
0x000B	Firmware Flag2
0x000C	Firmware Flag3
0x000D	Firmware Flag4
0x000E	Firmware Flag5
...	...
0x0100	Firmware start address

1. Checksum = Sum of (0x0100+...+Firmware length)
2. If checksum is error, firmware still running but it can be known by reading ISP register and firmware flag reset to default value 0x00.
3. After loading from flash, EPR_CSB pin will go high and flash will enter suspend mode.
4. VID and PID can modify by written it in EEPROM.


2. *UI.hex content

1. *UI.hex mapping to flash address 0x0000~0x02ff,
 2. 0x0000~0x000f need mapping like “Flash Content Arrangement” item
 3. Firmware length and firmware Checksum start from flash address 0x0100

3. *FW.hex

start address *FW.hex 0x8200 content, mapping to flash address 0x0300

4.PAC7332 internal CPU Address Mapping



PCA7322 CPU Memory Address Diagram

1. There is an internal ROM using address 0x0000 to 0x7FFF and an internal RAM using address 0x8000 to 0x9800.
2. When power on, boot loader check EEPROM type and download EEPROM data to internal RAM.
3. After download, internal ROM and internal RAM could be merged. Firmware start running and ROM data could be access by address bus.
4. By USB vendor request, we can update EEPROM content.