
Reference: Donald A Neamen, "Semiconductor Physics and Devices", Tata McGraw Hill, 4th Edition and Mr. Google


JFET Theory

BJT Vs JFET





- The conventional bipolar transistor has two type of current carriers of both polarities (majority and minority) and FET has only one type of current carriers, p or n (holes or electrons)
- The BJT is current controlled and FET is voltage controlled current between two other terminals
- JFET is a high-input resistance device, while the BJT is comparatively low.
- JFET junction is reverse-biased, the gate current is practically zero, and a very high impedance at input whereas the base current of the BJT is always some value greater than zero, for example, in µAs


Field effect transistor is a unipolar-transistor, which acts as a voltage-controlled current device and is a device in which the current is controlled and transported by carriers of one polarity (majority) only and an electric field near the one terminal controls the current between other two.





(a) The basic structure of the junction field effect transistor (JFET) with an n-channel. The two p^+ regions are electrically connected and form the gate. (b) A simplified sketch of the cross section of a more practical n-channel JFET.












The basic construction of n – channel FET is as shown in figure. The major part of JEET is the channel between embedded P type of material. The top of the n- channel is connected to an ohmic contact called as 'Drain' (D) & Lower end of Channel is called as 'Source' (S). The two p types of materials are connected together & to the 'Gate 'terminal (G).

Working and Characteristic:-

1. $V_{GS} = O_V$, V_{DS} - Some +ve Value:-



As shown in the figure the gate is directly connected to source to achieve $^{V}_{GS} = 0v$, this is similar to no bias condition. The instant the voltage V_{DD} (= V_{DS}) is applied, the e^{-} will be drawn to the drain terminal, causing I_{D} & I_{S} to flow (i.e. $I_{D} = I_{S}$). Under this condition the flow of charge is limited solely by resistance of the n channel between drain & source.

It is important to note that the depletion region wider at the top of both p type of material. Since the upper terminal is more R.B. than the lower terminal (source - S).

As voltage V_{DS} is increased from 0 to few volts, the current will increase as determined by ohm's law. If still V_{DS} is increased & approaches a level referred as Vp, the depletion region will widen, causing a noticeable reduction in channel width. The reduced path of conduction causes the resistance to increase. The more the horizontal curve, the higher resistance.

If V_{DS} is increase to a level where it appears that the two depletion region would touch each other, the condition referred as 'pinch – off' will result. The level of V_{DS} that establish this condition is called as 'pinch off voltage' (V_P). At V_P , I_D should be zero, but practically a small channel still exists & very high density current still flows through the channel.


As V_{DS} is increased beyond V_P the saturation current will flow through the channel (I_{DSS}).

I_{DSS} – Drain to source saturation current from source to Gate.



If a –ve bias is applied between gate and source, the effect of the applied –ve bias V_{GS} is to establish depletion region similar to those obtained with $V_{GS} = 0V$ but at lower level of V_{DS} .

As V_{GS} will become more & more –ve biased, the depletion layer pinch off occur at the less & less value of V_{DS} . Eventually, when $V_{GS} = -V_P$, will be sufficiently –ve to establish a saturation level, i.e. essentially 0 mA & for all practical purpose the device has been 'turned OFF.'



The region to the right of the pinch – off locus is typically employed in linear amplifiers (Amplifier with min. distortion at applied signal) is commonly referred as the constant current, saturation or linear amplification region.

<u>Voltage controlled region</u>.:-The region left of pinch – off locus is called as ohmic or voltage controlled region. In this region the JEET can actually be employed as a variable register whose resistance is controlled by V_{GS}. As V_{GS} becomes more & more –ve, the slope of the curve becomes more & more horizontal, corresponding with an increasing resistance level.

$$rd = \frac{ro}{\left(1 - \frac{V_{GS}}{V_P}\right)^2}$$

where,

ro – the resistance with $V_{GS} = 0V$

rd – the resistance at particular value of V_{GS}.

Transfer characteristic:-

The relation between I_D & $V_{GS,}$ is given by Shockley's equation.

$$I_{D} = I_{DSS} \left(1 - \frac{V_{GS}}{V_{P}} \right)^{2}$$

The squared term of equation will result in a non – linear relationship between I_D & V_{GS} .

