



## Important numericals COA unit -4

Computer Organization and Architecture (APJ Abdul Kalam Technological University)



Scan to open on Studocu


# Important Numericals of Computer Organization & Architecture.

(1)

Q. A digital computer has a memory unit of  $64K \times 16$  and a cache memory of  $1K$  words. The cache uses direct mapping with a block size of four words.

(i) How many bits are there in the tag, index, block, and word fields of the address format.

Soln:- Here, main memory size =  $64K \times 16$   
 i.e. main memory has  $2^{16}$  words  
 $\therefore$  physical address = 16 bits



Now, no. of blocks in cache =  $\frac{\text{cache size}}{\text{block size}} = \frac{2^{10}}{4} = 2^8 = 256$

$\therefore$  8 bits for block (index)

as block size = 4 words =  $2^2$  words

$\therefore$  2 bits for offset

Now, tag bits =  $16 - 8 - 2 = \underline{6 \text{ bits}}$ .

word bits = 2

(ii) How many bits are there in each word of cache, and how they are divided into functions? include a valid bit.

Soln:- Here, memory unit is  $64K \times 16 = 2^{16} \times 16$

Therefore, 16 bits for address (MAR) and 16 bits for data (MBR)

so, each word of cache will contain = data + tag + valid bit

$$= 16 + 6 + 1$$

$$= 23 \text{ bits.}$$

(iii) How many blocks can the cache accommodate?

Soln:- Here, cache size =  $2^{10}$   
 block size = 4

$\therefore$  no. of blocks can cache accommodate =  $\frac{2^{10}}{2^2} = 256 \text{ blocks}$




Q. A two way set associative cache memory uses blocks of 4 words. The cache can accommodate a total of 2048 words from memory. The main memory size is  $128K \times 32$ .

(i) Formulate all pertinent information required to construct the cache memory.

Soln:- Here, main memory size =  $128K \times 32$   
 $= 2^{12} \times 2^5$   
 $= 2^{17}$


Cache size = 2048 words

Now, set size of cache can accommodate =  $\frac{2048}{2} = 1024$  words of cache  
 Block size = 4 words.



(ii) What is the size of cache memory?

Soln:- size of cache memory =  $1024 \times 2(7+32)$   
 $= 1024 \times 78$   
Ans.



Q. Consider a cache that uses a direct mapping scheme. The size of main memory is 4K bytes and word size of cache is 2 bytes. The size of cache memory is 128 bytes. Find the following -

(i) The size of main memory address (assume each byte of memory has an address).

Soln:- Here, size of main memory = 4K bytes  
 size of cache memory = 128 bytes  
 word size of cache = 2 bytes

$\therefore$  size of main memory address  $\Rightarrow 4K \text{ bytes} = 2^{12} = 12$

Ans



(ii) Address of cache block.

Soln:- Here, size of cache memory = 128 bytes

block size = word size of cache = 2 bytes

$$\therefore \text{no. of lines} = \frac{128}{2} = 64$$

So, address of cache block is from 0 to 63

(iii) How many memory location addresses will be translated to cache address/block/location?

Soln:- Here, size of main memory = 4K bytes = 4096 bytes

$$\text{no. of blocks} = 4096$$

$$\text{no. of blocks in cache} = 64$$

$$\text{each block of cache} = 2 \text{ bytes}$$

$$\therefore \text{no. of memory location address that will be translated to cache address} = \frac{4096}{64 \times 2} = \underline{\underline{32}}$$

(iv) How can it be determined if the content of the specified main memory address is in cache?

Soln:- We can determine content of specified main memory address in cache using this -

$$I \bmod 2K$$

where  $I \Rightarrow$  particular memory address

$K \Rightarrow$  line number.





④ Q. A computer uses RAM chips of  $1024 \times 1$  capacity.

(i) How many chips are needed and how should their address lines be connected to provide a memory capacity of  $1024 \times 8$ ?

Soln:- Here, available size of RAM chips =  $1024 \times 1$   
Required memory capacity =  $1024 \times 8$   
=  $1024 \times 8$

$$\therefore \text{Number of chips required} = \frac{1024 \times 8}{1024} \\ = 8 \text{ chips.}$$

(ii) How many chips are needed to provide a memory capacity of  $16 \text{ KB}$ ? Explain in words how the chips are to be connected to the address bus.

Soln:- To provide a memory capacity of  $16 \text{ Kbytes}$ , chips required are  $\frac{16 \times 8}{1} = 128$  chips.


no. of address line for  $16 \text{ K} = 14$  [ $16 \text{ K} = 2^{14}$ ]

so, 14 lines are required to specify chip address. Ans

Q. A ROM chip of  $1024 \times 8$  has four select inputs and operates from  $5 \text{V}$  DC power supply. How many pins are needed for the IC package? Draw a block diagram and label all input and output terminals in the ROM.

Soln:- Here, size of ROM chip =  $1024 \times 8$   
number of input = 10 pins [ $2^{10} = 1024$ ]  
number of output = 8 pins  
number of chip select = 4 pins  
power = 2 pins

$\therefore$  total lines required = 24





Q. A computer uses a memory unit with 256K words of 32 bits each. A binary instruction code is stored in one-word memory. The instruction has four parts: an indirect bit, an operation code, a register code part to specify one of 64 registers and an address part. (5)

(i) How many bits are there in the operation code, the register code part and the address part.

Soln:-

$$\text{No. of bits in address part} = 2^8 \times 2^{10} = 2^{18} = 18 \text{ bits} \underline{\text{Ans}}$$


$$\text{No. of bits in register part} = 64 \text{ register} = 2^6 = 6 \text{ bits} \underline{\text{Ans}}$$

$$\begin{aligned} \text{No. of bits in operation code} &= (\text{Total} - \text{Indirect} - \text{address} - \text{register}) \\ &= (32 - 1 - 18 - 6) \text{ bits} \end{aligned}$$

$$= 7 \text{ bits} \underline{\text{Ans}}$$

(ii) Draw the instruction word format and indicate the number of bits in each part.

Soln:-



(iii) How many bits are there in the data and address inputs of the memory?

Soln:-

$$\text{Number of bits in address input} = 18$$

$$\text{Number of bits in data part} = 32 \underline{\text{Ans}}$$

Q. A moving arm disc storage device has the following specifications:

Number of tracks per recording surface = 200

disk rotation speed = 2400 revolution/minute

track storage capacity = 62500 bits.

estimate the average latency and data transfer of this device.

Soln:- Here, disk rotation speed = 2400 rpm

as we know that average latency =  $\frac{1}{2} \times \text{rotation time}$

$$2400 \text{ rotation in 1 minute so time for 1 rotation} = \frac{1}{2} \times \frac{60}{2400} \text{ s} = 12.5 \text{ ms} \underline{\text{Ans}}$$

$$\text{Track storage capacity} = 62500 \text{ bits.}$$

$$\therefore \text{data transfer rate} = \frac{62500 \times 2400}{60} \text{ bps}$$



Q. An eight way set associative cache is used in computers in which the main memory size is 232 bytes. The line size is 16 bytes, and there are 210 lines per set. Calculate the cache size and tag length.

Sol<sup>n</sup>:- Here, main memory size = 232 bytes

$$\text{line size} = \text{block size} = 16 \text{ bytes} = 2^7 \text{ bits}$$


$$\text{lines per set} = 2^{10}$$

Since, 8 way set associative, so cache has 8 set.

$$\text{No. of set} = 8$$

$$\begin{aligned} \text{Now, total no. of lines} &= \text{no. of sets} \times \text{no. of lines/set} \\ &= 8 \times 2^{10} \\ &= 2^3 \times 2^{10} \\ &= 2^{13} \end{aligned}$$

$$\begin{aligned} \text{Now, cache size} &= \text{no. of sets} \times \text{no. of lines/set} \times \text{size of line} \\ &= 8 \times 2^{13} \times 2^7 \\ &= 2^3 \times 2^{13} \times 2^7 \\ &= 2^{23} \text{ bits} \\ &= 2^3 \times 2^{10} \times 2^{10} \text{ bytes} \\ &= 8 \text{ MB bytes} \end{aligned}$$



$$\text{Block offset} = \log_2 (\text{line size}) = \log_2 (2^7) = 7 \text{ bits}$$

$$\text{no. of set} = 8$$


$$\text{physical address} = 35$$

$$\begin{aligned} \therefore \text{Tag size} &= \text{PA} - (\text{Block offset} + \text{no. of set}) \\ &= 35 - (7 + 8) \\ &= 35 - 15 \\ &= 20 \text{ bits} \end{aligned}$$



- Q. The logical address space in a computer system consist of 128 segments. Each segments can have up to 32 pages of 4K words each. Physical memory consist of 4K blocks of 4K words each. Formulate the logical and physical address formats. (7)

Soln:- The logical address is denoted as-



Here, number of segments = 128 =  $2^7$

∴ segment field contains 7 bits


Now, no. of pages in each segment = 32 =  $2^5$

∴ page field contains 5 bits

again, no. of words in each page = 4K =  $2^{12}$


∴ word field contains 12 bits

Now, total no. of bits in logical address = 12 + 5 + 7 = 24 bits



Ans

The physical address is denoted as-




Here, no. of block field = 4K =  $2^{12}$

∴ block field contains 12 bits

again, no. of words in each block = 4K =  $2^{12}$

∴ word field contains 12 bits

Now, total no. of bits in physical address = 12 + 12 = 24 bits.





⑧ Q. An address space is specified by 24 bits and the corresponding memory space by 16 bits.

(i) How many words are there in the address space?

Soln:- Here, Number of words in address space =  $2^{24}$   
as address space has each address of 24 bits.

(ii) How many words are there in the memory space?

Soln:- No. of words in memory space =  $2^{16}$   
as memory space has each address of 16 bits.

(iii) If a page consist of 2K words, how many pages and blocks are there in the system.

Soln:- Here, page size = 2K words

$\therefore$  block size = page size = 2K words

$\therefore$  Number of pages =  $\frac{\text{no. of words in address space}}{\text{no. of words in each page}}$

$$= \frac{2^{24}}{2^{11}}$$

$$= 2^3$$

$$= 2^{10} \cdot 2^3$$

$$= 8K \quad [ \because 2^{10} = K ]$$

Ans

again, Number of blocks =  $\frac{\text{no. of words in memory space}}{\text{no. of words in each block}}$

$$= \frac{2^{16}}{2K}$$

$$= \frac{2^{16}}{2^{11}}$$

$$= 2^5$$

$$= 32$$

Ans