

SCUBA-2 Block Specification

rx_protocol_fsm

June 23, 2004

Table of Contents

1.	Block Overview	3
1.1	Block Location and Block Interface Within System.....	3
1.2	Block Functionality / Features	3
1.3	Block Dataflow	3
2.	Block Interfaces	4
2.1	Interface Signal Description.....	4
2.2	Interface Protocol and Timing	5
3.	High-Level Description	7
3.1	State Machine Description	7
3.2	State Machine Outputs.....	8
4.	Files of the Block	11
4.1	Source Code.....	11
4.1.1	rx_control_fsm.vhd.....	11

1. Block Overview

1.1 Block Location and Block Interface Within System


This block is located on the clock card FPGA. It interfaces with the following blocks on the clock card:

- rx_fifo
- cmd_translate
- reply_data_fsm

1.2 Block Functionality / Features

- Monitors “rx_fifo” block for incoming commands.
- Checks all incoming commands are preceded by the appropriate preamble (otherwise disregarded).
- Reads in entire command and compares the sent checksum with locally calculated checksum. If they do not match the output line ‘cksum_err’ is asserted to enable block reply_data_fsm to return an error reply.
- If the checksum is correct then the command is made available to subsequent blocks. The command code, card identifier, parameter identifier, and number of data words, all have separate output lines. The cmd_rdy_o line is asserted high when all these outputs are ready to be processed by subsequent blocks.
- The data word/words are clocked out sequentially on cmd_data_o. This occurs once the cmd_ack_i line is asserted by the “cmd_translate” block in response to cmd_rdy_o going high. The ‘num_data_o’ output indicates the number of data words to be clocked (0x01 for all commands other than write block). The cmd_rdy_o is asserted high during the entire data clocking out process (see Section 2.2).

1.3 Block Dataflow



2. Block Interfaces

2.1 Interface Signal Description

Table 1: Interface Signals

Signal	Description	Direction
Global Signals		
clk_i	Global clock signal	in
rst_i	Global asynchronous active-high reset	in
Control Signals		
rx_fe_i	Receive FIFO empty line. Monitored to determine when a command is present to be processed.	in
cmd_ack_i	Once cmd_rdy_o has been asserted the FSM will wait for cmd_ack_i to be asserted high by the subsequent entity before clocking out the data words on "cmd_data_o."	in
rx_fr_o	Receive FIFO request line. Asserted to get next byte of command. The byte is read through input 'rx_d_i'.	out
data_clk_o	Data Clock output. This is used to indicate when a new data word is present on cmd_data_o (only clocked once for a standard command, but clocked several times for write_block command, depending on the number of valid data words).	out
cmd_rdy_o	Command Ready. This is asserted high after a command has been successfully read in by the FSM with no errors in the checksum. It indicates that cmd_code_o, card_addr_o, reg_addr_o, and num_data_o are available to be read by subsequent blocks. In the case of the write block command it is asserted for the entire time that data is being clocked out.	out
cksum_err_o	Checksum error. If the transmitted checksum does not match the locally calculated one then this line is asserted. The reply_data_fsm block would then initiate an error reply message to the host.	out
Data Signals		
rx_d_i	byte wide data from FIFO received on request (by asserting rx_fr_o).	in
cmd_code_o	16-bit command code.	out
card_id_o	16-bit card identifier.	out
param_id_o	16-bit parameter identifier.	out
num_data_o	8-bit output indicating the number of valid data words to be clocked out on the 'cmd_data_o' output. This is 0x01 for all commands other than the write_block command.	Out

cmd_data_o	16-bit command data. One word for all commands other than write_block. For the write_block command xN words are clocked out of this port (on positive going edge of data_clk_o)	Out
------------	---	-----

2.2 Interface Protocol and Timing

Consider the following write_block command, which contains 5 words of valid data:

Word 1: Preamble 1	0x A5A5A5A5
Word 2: Preamble 2	0x 5A5A5A5A
Word 3: WB Command	0x 20205742
Word 4: Address (card_id + param_id)	0x 0002015C
Word 5: Data Valid	0x 00000005
Word 6: Data V1	0x 00001111
Word 7: Data V2	0x 00002222
Word 8: Data V3	0x 00003333
Word 9: Data V4	0x 00004444
Word 10: Data V5	0x 00005555
Word 11..63: Data V6..V58	0x 00000000
Word 64: Checksum	Sequential XOR of Words 3 → Word 64

This command would be buffered byte by byte (little endian) in the receiver FIFO 'rx_fifo' block. Once the rx_protocol_fsm has read the bytes and processed the command its outputs would be as illustrated in Figure 2.1.

Note that if an error was found in the checksum, then 'cksum_err_o' would be asserted high so that an error reply could be generated, while 'cmd_rdy_o' and 'data_clk_o' would remain low.




Figure 2.1: Timing Diagram

`cmd_code_o`

0x57

`card_id_o`

0x0

`param_id_o`

`num_data_o`

`cmd_data_o`

`data_clk_o`

3.2 State Machine Outputs

Note that all the outputs including the string “clk” in their name are clocks used to latch the incoming byte to an appropriate set of registers.

STATE		OUTPUTS
Default Assignments		rx_fr_o <= '0'; nda_clk0 <= '0'; data_clk_o <= '0'; ckin_clk0 <= '0'; write_mem <= '0'; ckin_clk1 <= '0'; read_mem <= '0'; ckin_clk2 <= '0'; reset_mem <= '0'; ckin_clk3 <= '0'; check_update <= '0'; ckrx_clk0 <= '0'; check_reset <= '0'; ckrx_clk1 <= '0'; cmd_clk0 <= '0'; ckrx_clk2 <= '0'; cmd_clk1 <= '0'; ckrx_clk3 <= '0'; addr_clk0 <= '0'; data_clk0 <= '0'; addr_clk1 <= '0'; data_clk1 <= '0'; addr_clk2 <= '0'; cksum_err_o <= '0'; addr_clk3 <= '0'; cmd_rdy_o <= '0';
IDLE	000000	reset_mem <= '1'; check_reset <= '1';
RQ_PRE0	000001	rx_fr_o <= '1' ;
CK_PRE0	000010	
RQ_PRE1	000011	rx_fr_o <= '1' ;
CK_PRE1	000100	
RQ_PRE2	000101	rx_fr_o <= '1' ;
CK_PRE2	000110	
RQ_PRE3	000111	rx_fr_o <= '1' ;
CK_PRE3	001000	
RQ_PRE4	001001	rx_fr_o <= '1' ;
CK_PRE4	001010	
RQ_PRE5	001011	rx_fr_o <= '1' ;
CK_PRE5	001100	

RQ_PRE6	001101	rx_fr_o <= '1' ;
CK_PRE6	001110	
RQ_PRE7	001111	rx_fr_o <= '1' ;
CK_PRE7	010000	
RQ_CMD0	010001	rx_fr_o <= '1' ;
LD_CMD0	010010	cmd_clk0 <= '1'; ckin_clk0 <= '1';
RQ_CMD1	010011	rx_fr_o <= '1' ;
LD_CMD1	010100	cmd_clk1 <= '1'; ckin_clk1 <= '1';
RQ_CMD2	010101	rx_fr_o <= '1' ;
LD_CMD2	010110	ckin_clk2 <= '1';
RQ_CMD3	010111	rx_fr_o <= '1' ;
LD_CMD3	011000	ckin_clk3 <= '1';
RQ_ID0	011001	rx_fr_o <= '1' ; check_update <= '1';
LD_ID0	011010	id_clk0 <= '1'; ckin_clk0 <= '1';
RQ_ID1	011011	rx_fr_o <= '1' ;
LD_ID1	011100	id_clk1 <= '1'; ckin_clk1 <= '1';
RQ_ID2	011101	rx_fr_o <= '1' ;
LD_ID2	011110	id_clk2 <= '1'; ckin_clk2 <= '1';
RQ_ID3	011111	rx_fr_o <= '1' ;
LD_ID3	100000	id_clk3 <= '1'; ckin_clk3 <= '1';
RQ_CKSM0	100001	rx_fr_o <= '1' ; check_update <= '1';
LD_CKSM0	100010	ckrx_clk0 <= '1'
RQ_CKSM1	100011	rx_fr_o <= '1' ;
LD_CKSM1	100100	ckrx_clk1 <= '1'
RQ_CKSM2	100101	rx_fr_o <= '1' ;
LD_CKSM2	100110	ckrx_clk2 <= '1'
RQ_CKSM3	100111	rx_fr_o <= '1' ;
LD_CKSM3	101000	ckrx_clk3 <= '1'
RQ_NDA0	101001	rx_fr_o <= '1' ; check_update <= '1';
LD_NDA0	101010	nda_clk0 <= '1'; ckin_clk0 <= '1';
RQ_NDA1	101011	rx_fr_o <= '1' ;
LD_NDA1	101100	ckin_clk1 <= '1';
RQ_NDA2	101101	rx_fr_o <= '1' ;
LD_NDA2	101110	ckin_clk2 <= '1';

RQ_NDA3	101111	rx_fr_o <= '1' ;
LD_NDA3	110000	ckin_clk3<= '1';
RQ_BLK0	110001	rx_fr_o <= '1' ; check_update <= '1';
LD_BLK0	110010	data_clk0 <= '1'; ckin_clk0 <= '1';
RQ_BLK1	110011	rx_fr_o <= '1' ;
LD_BLK1	110100	data_clk1<= '1'; ckin_clk1<= '1';
RQ_BLK2	110101	rx_fr_o <= '1' ;
LD_BLK2	110110	ckin_clk2<= '1';
RQ_BLK3	110111	rx_fr_o <= '1' ;
LD_BLK3	111000	ckin_clk3<= '1';
TEST_CKSUM	111001	
CKSM_FAIL	111010	cksum_err_o <= '1' ;
CKSUM_PASS	111011	cmd_rdy_o <= '1' ;
READ_DATA	111100	read_mem <= '1' data_clk_o <= '0' ; cmd_rdy_o <= '1' ;
TX_DATA	111101	cmd_data_o <= data_out data_clk_o <= '1' ; cmd_rdy_o <= '1' ;
WM_BLK	111110	write_mem <= '1'

4. Files of the Block

4.1 Source Code

4.1.1 rx_control_fsm.vhd